ds26518 Maxim Integrated Products, Inc., ds26518 Datasheet - Page 186

no-image

ds26518

Manufacturer Part Number
ds26518
Description
8-port T1/e1/j1 Transceiver
Manufacturer
Maxim Integrated Products, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS26518
Manufacturer:
DS
Quantity:
5 653
Part Number:
DS26518
Manufacturer:
DS
Quantity:
6 203
Part Number:
DS26518
Manufacturer:
DS
Quantity:
1 045
Part Number:
DS26518
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
ds26518-N
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
ds26518GN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
ds26518GN+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
ds26518GN+
Manufacturer:
TI
Quantity:
518
Part Number:
ds26518GN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
ds26518GN+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
ds26518GN+
Quantity:
347
Part Number:
ds26518GNB1
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
ds26518GNB1
Quantity:
1 228
Company:
Part Number:
ds26518GNB1
Quantity:
1 228
Part Number:
ds26518GNB1+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
ds26518NB1+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Note: All bits in this register are real time.
Bits 6 to 4: Receive Packet Status (PS[2:0]). These are real-time bits indicating the status as of the last read of
the receive FIFO.
Bit 1: Receive FIFO Above High Watermark Condition (RHWM). Set when the receive 64-byte FIFO fills beyond
the high watermark as defined by the Receive HDLC FIFO Control Register (RHFC). This is a real-time bit.
Bit 0: Receive FIFO Not Empty Condition (RNE). Set when the receive 64-byte FIFO has at least one byte
available for a read. This is a real-time bit.
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 7: Message Status (MS)
Bits 6 to 0: Receive FIFO Packet Bytes Available Count (RPBA[6:0]). RPBA0 is the LSB.
PS2
0
0
0
0
1
0 = Bytes indicated by RPBA0 through RPBA6 are the end of a message. Host must check the HDLC
Status register for details.
1 = Bytes indicated by RPBA0 through RPBA6 are the beginning or continuation of a message. The host
does not need to check the HDLC Status. The MS bit will return to a value of ‘1’ when the Rx HDLC FIFO
is empty.
PS1
0
0
1
1
0
MS
7
0
7
0
PS0
0
1
0
1
0
In Progress: End of message has not yet been reached.
Packet OK: Packet ended with correct CRC codeword.
CRC Error: A closing flag was detected, preceded by a corrupt CRC codeword.
Abort: Packet ended because an abort signal was detected (7 or more ones in a row).
Overrun: HDLC controller terminated reception of packet because receive FIFO is full.
RRTS5
Receive Real-Time Status Register 5 (HDLC)
0B4h + (200h x (n - 1)) : where n = 1 to 8
RHPBA
Receive HDLC Packet Bytes Available Register
0B5h + (200h x (n - 1)) : where n = 1 to 8
RPBA6
PS2
6
0
6
0
RPBA5
PS1
5
0
5
0
RPBA4
186 of 286
PS0
4
0
4
0
PACKET STATUS
RPBA3
3
0
3
0
DS26518 8-Port T1/E1/J1 Transceiver
RPBA2
2
0
2
0
RPBA1
RHWM
1
0
1
0
RPBA0
RNE
0
0
0
0

Related parts for ds26518