ds26518 Maxim Integrated Products, Inc., ds26518 Datasheet - Page 6

no-image

ds26518

Manufacturer Part Number
ds26518
Description
8-port T1/e1/j1 Transceiver
Manufacturer
Maxim Integrated Products, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS26518
Manufacturer:
DS
Quantity:
5 653
Part Number:
DS26518
Manufacturer:
DS
Quantity:
6 203
Part Number:
DS26518
Manufacturer:
DS
Quantity:
1 045
Part Number:
DS26518
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
ds26518-N
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
ds26518GN
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
ds26518GN+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
ds26518GN+
Manufacturer:
TI
Quantity:
518
Part Number:
ds26518GN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
ds26518GN+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
ds26518GN+
Quantity:
347
Part Number:
ds26518GNB1
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
ds26518GNB1
Quantity:
1 228
Company:
Part Number:
ds26518GNB1
Quantity:
1 228
Part Number:
ds26518GNB1+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
ds26518NB1+
Manufacturer:
Maxim Integrated
Quantity:
10 000
DS26518 8-Port T1/E1/J1 Transceiver
Figure 11-18. E1 Receive-Side Boundary Timing (Elastic Store Disabled) ............................................................ 255
Figure 11-19. E1 Receive-Side 1.544MHz Boundary Timing (Elastic Store Enabled)............................................ 256
Figure 11-20. E1 Receive-Side 2.048MHz Boundary Timing (Elastic Store Enabled)............................................ 256
Figure 11-21. E1 Receive-Side Interleave Bus Operation—BYTE Mode ............................................................... 257
Figure 11-22. E1 Receive-Side Interleave Bus Operation—FRAME Mode ............................................................ 258
Figure 11-23. E1 Receive-Side RCHCLKn Gapped Mode During Channel 1 ........................................................ 258
Figure 11-24. E1 Transmit-Side Timing................................................................................................................... 259
Figure 11-25. E1 Transmit-Side Boundary Timing (Elastic Store Disabled) ........................................................... 259
Figure 11-26. E1 Transmit-Side 1.544MHz Boundary Timing (Elastic Store Enabled)........................................... 260
Figure 11-27. E1 Transmit-Side 2.048MHz Boundary Timing (Elastic Store Enabled)........................................... 260
Figure 11-28. E1 Transmit-Side Interleave Bus Operation—BYTE Mode .............................................................. 261
Figure 11-29. E1 Transmit-Side Interleave Bus Operation—FRAME Mode ........................................................... 262
Figure 11-30. E1 G.802 Timing ............................................................................................................................... 263
Figure 11-31. E1 Transmit-Side TCHCLKn Gapped Mode During Channel 1 ........................................................ 263
Figure 13-1. SPI Interface Timing Diagram ............................................................................................................. 267
Figure 13-2. Intel Bus Read Timing (BTS = 0) ........................................................................................................ 269
Figure 13-3. Intel Bus Write Timing (BTS = 0)......................................................................................................... 269
Figure 13-4. Motorola Bus Read Timing (BTS = 1) ................................................................................................. 270
Figure 13-5 Motorola Bus Write Timing (BTS = 1) .................................................................................................. 270
Figure 13-6. Receive Framer Timing—Backplane (T1 Mode)................................................................................. 272
Figure 13-7. Receive-Side Timing—Elastic Store Enabled (T1 Mode) ................................................................... 273
Figure 13-8. Receive Framer Timing—Line Side .................................................................................................... 273
Figure 13-9. Transmit Formatter Timing—Backplane ............................................................................................. 275
Figure 13-10. Transmit Formatter Timing—Elastic Store Enabled.......................................................................... 276
Figure 13-11. BPCLK1 Timing................................................................................................................................. 276
Figure 13-12. JTAG Interface Timing Diagram........................................................................................................ 277
Figure 14-1. JTAG Functional Block Diagram ......................................................................................................... 278
Figure 14-2. TAP Controller State Diagram............................................................................................................. 281
6 of 286

Related parts for ds26518