bbt3821 Intersil Corporation, bbt3821 Datasheet - Page 63

no-image

bbt3821

Manufacturer Part Number
bbt3821
Description
Octal Multi-rate Lx4/cx4 - Xaui Re-timer
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
bbt3821-JH
Manufacturer:
INTERSIL
Quantity:
140
Part Number:
bbt3821-JH
Manufacturer:
Intersil
Quantity:
10 000
Part Number:
bbt3821-JH
Manufacturer:
INTERSIL
Quantity:
10 000
Part Number:
bbt3821LP-JH
Manufacturer:
Intersil
Quantity:
10 000
AC and Timing Characteristics
All specifications assume T
= V
Note (1): System requirements are normally much more restrictive, typically ± 100 ppm. This specification refers to the full reference clock frequency range over which
Note (2): Single-ended peak-to-peak swing.
Note (1): Strictly the 1100 pattern causes a small additional non-random jitter, so that the true random jitter is slightly less than that shown.
Note (2): Parameter is guaranteed by design
Note (1): Jitter specifications include all but 10
Note (2): Near end driven by BBT3821 Tx without pre-emphasis.
DDA
SYMBOL
SYMBOL
SYMBOL
DTC
T
T
T
T
TX
∆F
∆V
T
T
DTOL
DTOL
T
F
REFRF
V
ODS
T
DR
DF
REF
DJ
= 1.35V ± 4%(for the Low Power Device), V
JI
CM
the BBT3821 will operate.
REF
RJ
REF
REF
TCXnP/N and TXPxP/N output data rate
Differential Rise time (20%-80%)
Differential Fall time (20%-80%)
Differential Skew Tolerance
Lane to Lane Differential Skew
Differential Output Impedance
Differential Return Loss (to 2.5GHz)
Random Jitter (RMS, 1100 pattern)
Total Jitter (RMS, PRBS
RCXnP/N & RXPnP/N Input Data Rate
Input Rate deviation from Reference Clock
Bit Synchronization Time
Frequency Lock after Power-up
Input Differential Skew
Deterministic Jitter
Total jitter tolerance
Ref clock frequency range
Ref clock frequency offset
Ref clock Rise and Fall Time
Ref clock duty cycle
Ref Clock Voltage Swing
Internal Common Mode Voltage
Table 113. TRANSMIT SERIAL DIFFERENTIAL OUTPUTS (SEE Figure 9, Figure 10 AND Figure 11)
Table 114. RECEIVE SERIAL DIFFERENTIAL INPUT TIMING REQUIREMENTS (SEE Figure 11)
C
= 0°C to +85°C, and V
63
(1,2)
-12
PARAMETER
7
of the jitter population.
pattern)
(2)
(1)
Table 112. REFERENCE CLOCK REQUIREMENTS
PARAMETER
PARAMETER
(2)
DDAC
DDPR
(1)
= V
between V
DDAV
2.488Gbps
3.125Gbps
3.1875
2.488Gbps
3.125Gbps
3.1875
BBT3821
= V
DD
DD
2.488Gbps
3.125Gbps
3.1875
2.488Gbps
3.125Gbps
3.1875
and 2.5V, unless otherwise specified.
= V
DDA
= 1.5V ± 5% (for the Standard Device) or V
124.4
-100
MIN
300
45
2.448
2.448
-200
TBD
TBD
TBD
TBD
MIN
MIN
0.88
0.7
60
60
10
V
TYP
DD
50
/2
TBD
TBD
TYP
TYP
110
110
100
2.5
15
2
6
159.375
MAX
+100
1000
1.5
55
3.1875
3.1875
+200
MAX
MAX
2500
TBD
130
130
DDAC
4.5
4.5
75
8
8
8
2
= V
DDAV
UNITS
MHz
ppm
mV
UNITS
ns
%
UNIT
Gbps
Gbps
V
ppm
bits
dB
µs
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
UI
UI
UI
UI
UI
UI
= V
DD

Related parts for bbt3821