adc14155wrqv National Semiconductor Corporation, adc14155wrqv Datasheet
adc14155wrqv
Related parts for adc14155wrqv
adc14155wrqv Summary of contents
Page 1
... The ADC14155 is available in a 48-lead thermally ehanced mult-layer ceramic quad package and operates over the mil- itary temperature range of -55°C to +125°C. Ordering Information NS Part Number ADC14155W-MLS Flight Part ADC14155WRQV Flight Part ADC14155W-MPR Pre-Flight Prototype ADC14155LCVAL Low Frequency Ceramic Evaluation Board ...
Page 2
Block Diagram Connection Diagram www.national.com 2 20210702 20210714 ...
Page 3
Pin Descriptions and Equivalent Circuits Pin No. Symbol ANALOG I − REF DIGITAL I/O 11 CLK+ 12 CLK− Equivalent ...
Page 4
Pin No. Symbol 8 CLK_SEL/ 17-24, D0–D13 27-32 33 OVR 34 DRDY ANALOG POWER 2, 9, 37, 40 10, 38, AGND 39 DIGITAL POWER DGND 16, 25, 26, ...
Page 5
Absolute Maximum Ratings (Note 1, Note 2) Supply Voltage ( Supply Voltage ( – Voltage on Any Input Pin (Not to exceed 4.2V) Voltage on Any Output Pin -0.3V ...
Page 6
ADC14155 Converter Electrical Characteristics DC Parameters (Note Unless otherwise specified, the following specifications apply: AGND = DGND = DRGND = 0V, V Internal V = +1.0V 155 MHz, V REF CLK Format. Typical values are for T = ...
Page 7
ADC14155 Converter Electrical Characteristics (Continued) DYNAMIC Parameters Unless otherwise specified, the following specifications apply: AGND = DGND = DRGND = 0V, V Internal V = +1.0V 155 MHz, V REF CLK Format. Typical values are for T = ...
Page 8
DYNAMIC Parameters Unless otherwise specified, the following specifications apply: AGND = DGND = DRGND = 0V, V Internal V = +1.0V 155 MHz, V REF CLK Format. Typical values are for T = 25°C. Boldface limits apply for ...
Page 9
Logic and Power Supply Electrical Characteristics Unless otherwise specified, the following specifications apply: AGND = DGND = DRGND = 0V, V Internal V = +1.0V 155 MHz, V REF CLK Format. Typical values are for T = 25°C. ...
Page 10
Timing and AC Characteristics Unless otherwise specified, the following specifications apply: AGND = DGND = DRGND = 0V, V Internal V = +1.0V 155 MHz, V REF CLK Format. Typical values are for T = 25°C. Timing measurements ...
Page 11
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is guaranteed to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test ...
Page 12
Specification Definitions APERTURE DELAY is the time after the falling edge of the clock to when the input signal is acquired or held for conver- sion. APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample. ...
Page 13
Timing Diagram Transfer Characteristic Output Timing FIGURE 1. Transfer Characteristic 13 20210709 20210710 www.national.com ...
Page 14
Typical Performance Characteristics, DNL, INL specifications apply: AGND = DGND = DRGND = 0V pF/pin, Differential Analog Input, Single-Ended Clock Mode, Offset Binary Format. Typical values are for ...
Page 15
SNR, SINAD, SFDR vs 20210723 SNR, SINAD, SFDR vs 20210725 DISTORTION vs. f DISTORTION vs 20210724 A 20210726 www.national.com ...
Page 16
SNR, SINAD, SFDR vs. V SNR, SINAD, SFDR vs. V SNR, SINAD, SFDR vs. Temperature www.national.com DR 20210727 REF 20210729 DISTORTION vs. Temperature 20210731 16 DISTORTION vs 20210728 DISTORTION vs. V REF 20210730 20210732 ...
Page 17
Spectral Response @ 70 MHz Input 20210733 Spectral Response @ 238 MHz Input 20210735 Spectral Response @ 169 MHz Input 17 20210734 www.national.com ...
Page 18
Functional Description Operating on dual +3.3V and +1.8V supplies, the ADC14155 digitizes a differential analog input signal to 14 bits, using a differential pipelined architecture with error correction circuitry and an on-chip sample-and-hold circuit to ensure maximum performance. The user ...
Page 19
FIGURE 3. Angular Errors Between the Two Input Signals Will Reduce the Output Level or Cause Distortion − V − REF CM REF V − ...
Page 20
The Reference Bypass Pins ( available for bypass purposes. All these pins should each be bypassed to ground with ...
Page 21
Data should be captured and latched with the rising edge of the DRDY signal. Depending on the setup and hold time re- quirements of the receiving circuit (ASIC), either the rising edge or the falling edge of the DRDY signal ...
Page 22
www.national.com 22 ...
Page 23
POWER SUPPLY CONSIDERATIONS The power supply pins should be bypassed with a 0.1 µF ca- pacitor and with a 100 pF ceramic chip capacitor close to each power pin. Leadless chip capacitors are preferred because they have low series ...
Page 24
Revision History Date Released Revision 11/12/08 A 05/22/09 B Electrical Dynamic Parameters 10/01/09 C Electrical Section Dynamic Parameters, Logic and power Supply, Timing and AC Characteristics, Note Section 11/12/09 D Pin Description Table and Section 7.0 01/07/2010 E Electrical DC ...
Page 25
Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead Cer Quad Package NS Package Number EL48A 25 www.national.com ...
Page 26
... National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders. ...