epm2210gm100i Altera Corporation, epm2210gm100i Datasheet - Page 67
epm2210gm100i
Manufacturer Part Number
epm2210gm100i
Description
Section I. Max Ii Device Family Data Sheet
Manufacturer
Altera Corporation
Datasheet
1.EPM2210GM100I.pdf
(108 pages)
- Current page: 67 of 108
- Download datasheet (2Mb)
Altera Corporation
December 2007
Entry into user mode is gated by whether all V
with sufficient operating voltage. If V
simultaneously, the device enters user mode within the t
specifications. If V
device does not enter user mode until 2 µs after all V
powered.
For MAX II and MAX IIG devices, when in user mode, the POR circuitry
continues to monitor the V
brown-out condition. If there is a V
during user mode, the POR circuit resets the SRAM and tri-states the I/O
pins. Once V
MAX IIG devices), the SRAM download restarts and the device begins to
operate after t
For MAX IIZ devices, the POR circuitry does not monitor the V
V
voltage sag below 1.4 V during user mode, the functionality of the device
will not be guaranteed and you must power down the V
minimum of 10 µs before powering the V
V
restarts and the device begins to operate after t
Figure 4–5
MAX IIZ devices during power-up into user mode and from user mode
to power-down or brown-out.
CCIO
CCINT
voltage levels after the device enters user mode. If there is a V
rises from 0 V back to approximately 1.55 V, the SRAM download
shows the voltages for POR of MAX II, MAX IIG, and
CCINT
CONFIG
CCIO
rises back to approximately 1.7 V (or 1.55 V for
time has passed.
Hot Socketing and Power-On Reset in MAX II Devices
is powered more than t
CCINT
(but not V
CCINT
CCINT
MAX II Device Handbook, Volume 1
voltage sag at or below 1.4 V
CCINT
CCIO
and V
CONFIG
) voltage level to detect a
and V
CCIO
CONFIG
CCIO
banks are powered
CCIO
CCIO
after V
time has passed.
are powered
CCINT
CONFIG
up again. Once
banks are
CCINT
to 0 V for a
CCINT
, the
CCINT
and
4–7
Related parts for epm2210gm100i
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
(EPMxxxx) JTAG & In-System Programmability
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: