xcr3320 Xilinx Corp., xcr3320 Datasheet - Page 3

• Manufacturer Part Number: xcr3320
• Description: Xcr3320 320 Macrocell Sram Cpld
• Manufacturer: Xilinx Corp.

This product has been discontinued. Please see
XCR3320: 320 Macrocell SRAM CPLD
XPLA2 Fast Module
Each Fast Module consists of four Logic Blocks of 20 mac-
rocells each. Depending on the package, either seven or
12 of the 20 macrocells in each Logic Block are connected
to I/O pins, and the remaining macrocells are used as bur-
ied nodes. These four Logic Blocks are connected together
by the Local Zero Power Interconnect Array (LZIA). The
Figure 2: Xilinx XPLA2 Fast Module
XPLA2 Logic Block Architecture
Figure 3
Each Logic Block contains eight control terms, a PAL array,
a PLA array, and 20 macrocells. The 36 inputs from the
LZIA are available to all control terms and to each product
term in both the PAL and the PLA array. The eight control
terms can individually be configured as either SUM or
PRODUCT terms, and are used to control the asynchro-
nous preset and reset functions of the macrocell registers,
the output enables of the 20 macrocells, and for asynchro-
nous clocking. The PAL array consists of a programmable
AND array with a fixed OR array, while the PLA array con-
3
illustrates the XPLA2 Logic Block architecture.
I/O
I/O
MC19
MC19
MC0
MC1
MC0
MC1
BLOCK
BLOCK
LOGIC
LOGIC
www.xilinx.com/partinfo/notify/pdn0007.htm
36
20
36
20
www.xilinx.com
1-800-255-7778
64
LZIA
64
LZIA is a virtual crosspoint switch that connects the Logic
Blocks to each other and to the GZIA. The feedback from
all 80 macrocells, input from the I/O pins, and the 64 bit
input bus from the GZIA are input into the LZIA. The LZIA
outputs 36 signals into each Logic Block and 64 signals into
the GZIA
sists of a programmable AND array with a programmable
OR array.
Each macrocell has four dedicated product terms from the
PAL array. When additional logic is required, each macro-
cell takes the extra product terms from the PLA array. The
PLA array consists of 32 extra product terms that are
shared between the 20 macrocells of the Logic Block. The
PAL product terms can be connected to the PLA product
terms through either an OR gate or an XOR gate. One input
to the XOR gate can be connected to all the PLA terms,
which provides for extremely efficient logic synthesis. An
eight bit XOR function can be implemented in only 20 prod-
uct terms. Each macrocell can use the output from the OR
gate or the XOR gate in either normal or inverted state.
36
20
36
20
(Figure
BLOCK
BLOCK
LOGIC
LOGIC
2).
for details.
DS033 (v1.3) October 9, 2000
MC19
MC19
MC0
MC1
MC0
MC1
SP00656
I/O
I/O
R