xa3s100e Xilinx Corp., xa3s100e Datasheet - Page 24

• Manufacturer Part Number: xa3s100e
• Description: Xa Spartan-3e Automotive Fpga Family Data Sheet
• Manufacturer: Xilinx Corp.

Table 26: Block RAM Timing (Continued)
Digital Clock Manager Timing
For specification purposes, the DCM consists of three key
components: the Delay-Locked Loop (DLL), the Digital Fre-
quency Synthesizer (DFS), and the Phase Shifter (PS).
Aspects of DLL operation play a role in all DCM applica-
tions. All such applications inevitably use the CLKIN and the
CLKFB inputs connected to either the CLK0 or the CLK2X
feedback, respectively. Thus, specifications in the DLL
tables
only employs the DLL component. When the DFS and/or
the PS components are used together with the DLL, then
the specifications listed in the DFS and PS tables
through
DLL tables. DLL specifications that do not change with the
addition of DFS or PS functions are presented in
and
Period jitter and cycle-cycle jitter are two of many different
ways of specifying clock jitter. Both specifications describe
statistical variation from a mean value.
Period jitter is the worst-case deviation from the ideal clock
period over a collection of millions of samples. In a histo-
gram of period jitter, the mean value is the clock period.
Cycle-cycle jitter is the worst-case difference in clock period
between adjacent clock cycles in the collection of clock peri-
ods sampled. In a histogram of cycle-cycle jitter, the mean
value is zero.
DS635 (v1.1) January 20, 2009
Product Specification
Notes:
1.
Clock Timing
T
T
Clock Frequency
F
BPWH
BPWL
BRAM
Symbol
Table
The numbers in this table are based on the operating conditions set forth in
(Table 27
Table
28.
R
32) supersede any corresponding ones in the
and
High pulse width of the CLK signal
Low pulse width of the CLK signal
Block RAM clock frequency. RAM read output value written back
into RAM, for shift registers and circular buffers. Write-only or
read-only performance is faster.
Table
28) apply to any application that
Description
(Table 29
Table 27
www.xilinx.com
Table
6.
1.59
1.59
Min
-4 Speed Grade
0
Max
230
-
-
Units
MHz
ns
ns
24