mc68hc908gp32 Freescale Semiconductor, Inc, mc68hc908gp32 Datasheet - Page 144
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
mc68hc908gp32
Manufacturer Part Number
mc68hc908gp32
Description
M68hc08 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC68HC908GP32.pdf
(266 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mc68hc908gp32CF8
Manufacturer:
MOT
Quantity:
600
Company:
Part Number:
mc68hc908gp32CFB
Manufacturer:
ON
Quantity:
11
Company:
Part Number:
mc68hc908gp32CFB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc68hc908gp32CFB
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
mc68hc908gp32CFBE
Manufacturer:
GAIA
Quantity:
5
Company:
Part Number:
mc68hc908gp32CP
Manufacturer:
ROCKWELL
Quantity:
201
Part Number:
mc68hc908gp32CP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Serial Communications Interface Module (SCI)
13.5 Low-Power Modes
The WAIT and STOP instructions put the MCU in low power- consumption standby modes.
13.5.1 Wait Mode
The SCI module remains active after the execution of a WAIT instruction. In wait mode, the SCI module
registers are not accessible by the CPU. Any enabled CPU interrupt request from the SCI module can
bring the MCU out of wait mode.
If SCI module functions are not required during wait mode, reduce power consumption by disabling the
module before executing the WAIT instruction.
Refer to
13.5.2 Stop Mode
The SCI module is inactive after the execution of a STOP instruction. The STOP instruction does not
affect SCI register states. SCI module operation resumes after an external interrupt.
Because the internal clock is inactive during stop mode, entering stop mode during an SCI transmission
or reception results in invalid data.
Refer to
13.6 SCI During Break Module Interrupts
The system integration module (SIM) controls whether status bits in other modules can be cleared during
the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear
status bits during the break state.
To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status
bit is cleared during the break state, it remains cleared when the MCU exits the break state.
To protect status bits during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its
default state), software can read and write I/O registers during the break state without affecting status bits.
Some status bits have a 2-step read/write clearing procedure. If software does the first step on such a bit
before the break, the bit cannot change during the break state as long as BCFE is at logic 0. After the
break, doing the second step clears the status bit.
13.7 I/O Signals
Port E shares two of its pins with the SCI module. The two SCI I/O pins are:
13.7.1 PTE0/TxD (Transmit Data)
The PTE0/TxD pin is the serial data output from the SCI transmitter. The SCI shares the PTE0/TxD pin
with port E. When the SCI is enabled, the PTE0/TxD pin is an output regardless of the state of the DDRE2
bit in data direction register E (DDRE).
144
•
•
PTE0/TxD — Transmit data
PTE1/RxD — Receive data
Chapter 3 Low-Power Modes
Chapter 3 Low-Power Modes
MC68HC908GP32 Data Sheet, Rev. 10
for information on exiting wait mode.
for information on exiting stop mode.
Freescale Semiconductor