cyv15g0403tb Cypress Semiconductor Corporation., cyv15g0403tb Datasheet - Page 13
cyv15g0403tb
Manufacturer Part Number
cyv15g0403tb
Description
Independent Clock Quad Hotlink Ii Serializer
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
1.CYV15G0403TB.pdf
(21 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
cyv15g0403tb-BGC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Company:
Part Number:
cyv15g0403tb-BGXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
135
Company:
Part Number:
cyv15g0403tb-BGXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Document #: 38-02104 Rev. *B
Maximum Ratings
Above which the useful life may be impaired. User guidelines
only, not tested
Storage Temperature .................................. –65°C to +150°C
Ambient Temperature with
Power Applied............................................. –55°C to +125°C
Supply Voltage to Ground Potential ............... –0.5V to +3.8V
DC Voltage Applied to LVTTL Outputs
in High-Z State .......................................–0.5V to V
Output Current into LVTTL Outputs (LOW)..................60 mA
DC Input Voltage....................................–0.5V to V
CYV15G0403TB DC Electrical Characteristics
V
V
I
I
V
V
I
I
I
I
V
V
V
V
V
V
V
I
I
I
V
V
Notes:
OST
OZL
IHT
ILT
IHPDT
ILPUT
IHH
IMM
ILL
7.
8.
9.
Parameter
LVTTL-compatible Outputs
LVTTL-compatible Inputs
LVDIFF Inputs: REFCLKx±
3-Level Inputs
Differential CML Serial Outputs: OUTA1±, OUTA2±, OUTB1±, OUTB2±, OUTC1±, OUTC2±, OUTD1±, OUTD2±
OHT
OLT
IHT
ILT
DIFF
IHHP
ILLP
COMREF
IHH
IMM
ILL
OHC
OLC
Tested one output at a time, output shorted for less than one second, less than 10% duty cycle.
This is the minimum difference in voltage between the true and complement inputs required to ensure detection of a logic-1 or logic-0. A logic-1 exists when
the true (+) input is more positive than the complement (−) input. A logic-0 exists when the complement (−) input is more positive than true (+) input.
The common mode range defines the allowable range of REFCLKx+ and REFCLKx− when REFCLKx+ = REFCLKx−. This marks the zero-crossing between
the true and complement inputs as the signal switches between a logic-1 and a logic-0.
[8]
[9]
Output HIGH Voltage
Output LOW Voltage
Output Short Circuit Current
High-Z Output Leakage Current
Input HIGH Voltage
Input LOW Voltage
Input HIGH Current
Input LOW Current
Input HIGH Current with internal pull-down
Input LOW Current with internal pull-up
Input Differential Voltage
Highest Input HIGH Voltage
Lowest Input LOW voltage
Common Mode Range
Three-Level Input HIGH Voltage
Three-Level Input MID Voltage
Three-Level Input LOW Voltage
Input HIGH Current
Input MID current
Input LOW current
Output HIGH Voltage
(V
Output LOW Voltage
(V
cc
CC
Referenced)
Referenced)
Description
CC
CC
+ 0.5V
+ 0.5V
I
I
V
V
REFCLKx Input, V
Other Inputs, V
REFCLKx Input, V
Other Inputs, V
V
V
Min. ≤ V
Min. ≤ V
Min. ≤ V
V
V
V
100Ω differential load
150Ω differential load
100Ω differential load
150Ω differential load
OH
OL
OUT
OUT
IN
IN
IN
IN
IN
= 4 mA, V
= −4 mA, V
= V
= 0.0V
= V
= V
= GND
Static Discharge Voltage.......................................... > 2000 V
(per MIL-STD-883, Method 3015)
Latch-up Current..................................................... > 200 mA
Power-up Requirements
The CYV15G0403TB requires one power-supply. The Voltage
on any input or I/O pin cannot exceed the power pin during
power-up.
Operating Range
= 0V
= 0V, V
Commercial
Test Conditions
CC
CC
CC
CC
CC
CC
Range
/2
[7]
≤ Max.
≤ Max.
≤ Max.
, V
CC
CC
CC
IN
IN
CC
= Min.
= V
= 0.0V
= Min.
IN
IN
= 3.3V
= V
= 0.0V
CC
CC
Ambient Temperature
0°C to +70°C
0.87 * V
0.47 * V
V
V
V
V
CC
CC
CC
CC
Min.
–0.5
–20
–20
400
–50
2.4
2.0
1.2
0.0
1.0
0.0
– 0.5
– 0.5
– 1.4
– 1.4
CYV15G0403TB
CC
CC
V
V
0.53 * V
0.13 * V
CC
V
V
V
V
CC
CC
CC
CC
CC
V
Max.
–100
+200
–200
–200
–1.5
V
V
V
+40
–40
200
– 0.7
0.4
0.8
1.5
CC
20
50
– 1.2V
Page 13 of 21
CC
CC
CC
– 0.2
+ 0.3
– 0.2
– 0.7
/2
+3.3V ±5%
CC
CC
V
CC
Unit
mA
mA
mA
mV
µA
µA
µA
µA
µA
µA
µA
µA
V
V
V
V
V
V
V
V
V
V
V
V
V
V
[+] Feedback