pdi1394p23 NXP Semiconductors, pdi1394p23 Datasheet - Page 11

no-image

pdi1394p23

Manufacturer Part Number
pdi1394p23
Description
2-port/1-port 400 Mbps Physical Layer Interface
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pdi1394p23BD
Manufacturer:
PHILIPS
Quantity:
13
Part Number:
pdi1394p23BD
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
pdi1394p23BD
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
pdi1394p23BD-S
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
pdi1394p23BD-T
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
1. For a node that does not source power to the bus (see Section 4.2.2.2 in the IEEE 1394-1995 standard).
2. C/LKON is only an input when RESET = 0.
Philips Semiconductors
9.0 RECOMMENDED OPERATING CONDITIONS
NOTES:
2001 Sep 06
SYMBOL
SYMBOL
V
V
V
V
V
V
2-port/1-port 400 Mbps physical layer interface
f
V
V
IC 100
IC-100
IC 200
IC-200
IC 400
IC-400
XTAL
V
V
V
V
t
I
PU
DD
DD
O
IH
ID
ID
IL
High-level input voltage, C/LKON
Supply voltage
Su
High-level input voltage, LREQ,
CTL0, CTL1, D0-D7
PC0–PC2, ISO, PD
High-level input voltage, RESET
Low-level input voltage, LREQ,
CTL0, CTL1, D0–D7
Low-level input voltage, C/LKON
PC0–PC2, ISO, PD,
Low-level input voltage, RESET
Output current
Differential input voltage amplitude
Differential in ut voltage am litude
TPB common-mode input voltage
TPB common-mode in ut voltage
TPB common-mode input voltage
TPB common-mode in ut voltage
TPB common-mode input voltage
TPB common-mode in ut voltage
Power-up reset time
Receive input jitter
Receive input skew
Crystal or external clock frequency
g
ly voltage
PARAMETER
PARAMETER
g
2
2
,
,
Crystal connected according to Figure 10 or external
Source power node
Non-source power node
ISO = V
ISO = V
ISO = V
TPBIAS outputs
TPA, TPB cable inputs, during data reception
TPA, TPB cable inputs, during data arbitration
Speed signaling off
or S100 speed signal
S200 speed signal
S200 s eed signal
S400 speed signal
S400 s eed signal
Set by capacitor between RESET pin and GND
TPA, TPB cable inputs, S100 operation
TPA, TPB cable inputs, S200 operation
TPA, TPB cable inputs, S400 operation
Between TPA and TPB cable inputs, S100 operation
Between TPA and TPB cable inputs, S200 operation
Between TPA and TPB cable inputs, S400 operation
clock input at pin XI
DD
DD
DD
g
, V
, V
DD
DD
g
>= 2.7 V
>= 3.0 V
CONDITION
CONDITION
11
Source power node
Non-source power node
Source power node
Non-source power node
Source power node
Non-source power node
24.5735
0.7 V
0.6 V
1.165
1.165
0.935
0.935
0.523
0.523
2.7
MIN
MIN
118
168
3.0
2.3
2.6
–6
2
1
DD
DD
24.576
TYP
TYP
3.3
3.0
PDI1394P23
24.5785
0.2 V
0.3 V
2.015
2.015
2.015
2.515
2.515
2.515
0.315
MAX
MAX
Preliminary data
1.08
0.55
260
265
3.6
3.6
0.7
2.5
0.5
0.8
0.5
DD
DD
1
1
1
UNIT
UNIT
MHz
mA
mV
mV
ms
ns
ns
ns
ns
ns
ns
V
V
V
V
V
V
V
V
V
V
V
V
V

Related parts for pdi1394p23