pdi1394p23 NXP Semiconductors, pdi1394p23 Datasheet - Page 30

• Manufacturer Part Number: pdi1394p23
• Description: 2-port/1-port 400 Mbps Physical Layer Interface
• Manufacturer: NXP Semiconductors

whenever the LLC immediately releases the bus without transmitting
Philips Semiconductors
without any packet data. A null packet is transmitted whenever the
packet speed exceeds the capability of the receiving PHY, or
any data. In this case, the PHY will assert Receive on the CTL
terminals with the “data-on” indication (all 1’s) on the D terminals,
followed by Idle on the CTL terminals, without any speed code or
data being transferred. In all cases, in normal operation, the
PDI1394P23 sends at least one “data-on” indication before sending
the speed code or terminating the receive operation.
The PDI1394P23 also transfers its own self-ID packet, transmitted
during the self-ID phase of bus initialization to the LLC. This packet
is transferred to the LLC just as any other received self-ID packet.
The sequence of events for a normal packet reception is as follows:
NOTE: SPD = Speed code; see Table 19; d0–dn = Packet data.
The sequence of events for a null packet reception is as follows:
2001 Sep 06
Receive operation initiated. The PHY indicates a receive
operation by asserting Receive on the CTL lines. Normally, the
interface is idle when receive is asserted. However, the receive
operation may interrupt a status transfer operation that is in
Receive operation initiated. The PHY indicates a receive
operation by asserting receive on the CTL lines. Normally, the
interface is idle when receive is asserted. However, the receive
operation may interrupt a status transfer operation that is in
progress so that the CTL lines may change from status to receive
without an intervening idle.
2-port/1-port 400 Mbps physical layer interface
CTL0, CTL1
SYSCLK
D0–D7
00
01
XX
CTL0, CTL1
SYSCLK
D0–D7
FF (“data-on”)
00
01
XX
(b)
Figure 16. Normal Packet Reception Timing
Figure 17. Null Packet Reception Timing
(a)
(a)
FF (“data-on”)
10
(b)
30
10
SPD
(c)
progress so that the CTL lines may change from status to receive
without an intervening idle.
Data-on indication. The PHY may assert the data-on indication code
on the D lines for one or more cycles preceding the speed code.
Speed code. the PHY indicates the speed of the received packet
by asserting a speed code on the D lines for one cycle
immediately preceding packet data. The link decodes the speed
code on the first Receive cycle for which the D lines are not the
data-on code. If the speed code is invalid, or indicates a speed
higher than that which the link is capable of handling, the link
should ignore the subsequent data.
Receive data. Following the data-on indication (if any) and the
speed code, the PHY asserts packet data on the D lines with
receive on the CTL lines for the remainder of the receive operation.
Receive operation terminated. The PHY terminates the receive
operation by asserting the idle on the CTL lines. The PHY asserts
at least one cycle of idle following a receive operation.
Data-on indication. The PHY asserts the data-on indication code
on the D lines for one or more cycles.
Receive operation terminated. The PHY terminates the receive
operation by asserting Idle on the CTL lines. The PHY shall
assert at least one cycle of Idle following a receive operation.
(d)
d0
SV01761
00
00
(c)
dn
PDI1394P23
SV01760
00
(e)
00
Preliminary data