p89v51rb2 NXP Semiconductors, p89v51rb2 Datasheet - Page 45

no-image

p89v51rb2

Manufacturer Part Number
p89v51rb2
Description
8-bit 80c51 5 V Low Power 16/32/64 Kb Flash Microcontroller With 1 Kb Ram
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
P89V51RB2
Manufacturer:
SILICON
Quantity:
2
Part Number:
p89v51rb2BBC
Manufacturer:
NXP
Quantity:
30 000
Part Number:
p89v51rb2BBC,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
p89v51rb2BN
Manufacturer:
NXP
Quantity:
4 575
Part Number:
p89v51rb2FA
Manufacturer:
NXP
Quantity:
1 000
Part Number:
p89v51rb2FA
Manufacturer:
NXP
Quantity:
2 000
Part Number:
p89v51rb2FA
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
p89v51rb2FA (FLA
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
p89v51rb2FA,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
p89v51rb2FN
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
P89V51RB2_RC2_RD2_4
Product data sheet
Fig 19. SPI transfer format with CPHA = 1
Fig 20. Block diagram of programmable WDT
6.8 Watchdog timer
SCK (CPOL = 0)
SCK (CPOL = 1)
(for reference)
(from master)
external reset
CLK (XTAL1)
SS (to slave)
SCK cycle #
(from slave)
The device offers a programmable Watchdog Timer (WDT) for fail safe protection against
software deadlock and automatic recovery.
To protect the system against software deadlock, the user software must refresh the WDT
within a user-defined time period. If the software fails to do this periodical refresh, an
internal hardware reset will be initiated if enabled (WDRE = 1). The software can be
designed such that the WDT times out if the program does not work properly.
The WDT in the device uses the system clock (XTAL1) as its time base. So strictly
speaking, it is a Watchdog counter rather than a WDT. The WDT register will increment
every 344064 crystal clocks. The upper 8-bits of the time base register (WDTD) are used
as the reload register of the WDT.
The WDTS flag bit is set by WDT overflow and is not changed by WDT reset. User
software can clear WDTS by writing ‘1' to it.
Figure 20
WDT operation. During Idle mode, WDT operation is temporarily suspended, and
resumes upon an interrupt exit from idle.
The time-out period of the WDT is calculated as follows:
where WDTD is the value loaded into the WDTD register and f
frequency.
Period = (255
MOSI
MISO
WDTC
provides a block diagram of the WDT. Two SFRs (WDTC and WDTD) control
COUNTER
MSB
MSB
1
WDTD)
2
6
6
Rev. 04 — 1 May 2007
344064
clks
3
344064
5
5
UPPER BYTE
4
4
4
WDTD
WDT
1 / f
5
3
3
CLK(XTAL1)
P89V51RB2/RC2/RD2
WDT reset
6
2
2
8-bit microcontrollers with 80C51 core
7
1
1
LSB
8
002aaa531
LSB
internal reset
osc
002aaa530
is the oscillator
© NXP B.V. 2007. All rights reserved.
45 of 80

Related parts for p89v51rb2