tc59lm814 TOSHIBA Semiconductor CORPORATION, tc59lm814 Datasheet - Page 31

no-image

tc59lm814

Manufacturer Part Number
tc59lm814
Description
256mbits Network Fcram1
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tc59lm814CTG-50
Manufacturer:
ST
Quantity:
646
Part Number:
tc59lm814CTG-50
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Company:
Part Number:
tc59lm814CTG-50
Quantity:
3 274
FUNCTIONAL DESCRIPTION
Network FCRAM
perform fast random core access, low latency, low consumption and high-speed data transfer.
PIN FUNCTIONS
The FCRAM
CLOCK INPUTS: CLK &
The CS , FN and all address input signals are sampled on the crossing of the positive edge of CLK and the
negative edge of CLK . The DQS and DQ output data are referenced to the crossing point of CLK and CLK .
The timing reference point for the differential clock is when the CLK and CLK signals cross during a
transition.
POWER DOWN:
Clock Suspend function like a CKE input of a standard SDRAMs, therefore it is illegal to bring PD pin into
low state if any Read or Write operation is being performed.
CHIP SELECT & FUNCTION CONTROL:
operation mode is decided by the combination of the two consecutive operation commands using the CS and
FN inputs.
BANK ADDRESSES: BA0 & BA1
the bank to be used for the operation.
ADDRESS INPUTS: A0~A14
Addresses with Bank addresses are latched at the RDA or WRA command and the Lower Addresses are latched
at the LAL command. The A0 to A14 inputs are also used for setting the data in the Regular or Extended Mode
Register set cycle.
The PD input controls the entry to the Power Down or Self-Refresh modes. The PD input does not have a
The CS and FN inputs are a control signal for forming the operation commands on FCRAM
The BA0 and BA1 inputs are latched at the time of assertion of the RDA or WRA command and are selected
Address inputs are used to access the arbitrary address of the memory cell array within each bank. The Upper
The CLK and CLK inputs are used as the reference for synchronous operation. CLK is master clock input.
TM
is an acronym of Fast Cycle Random Access Memory. The Network FCRAM
TM
PD
TC59LM806CTG
TC59LM814CTG
CLK
Bank #0
Bank #1
Bank #2
Bank #3
UPPER ADDRESS
CS
A0~A14
A0~A14
BA0
0
1
0
1
& FN
LOWER ADDRESS
TC59LM814/06CTG-50,-60
A0~A7
A0~A6
BA1
0
0
1
1
2005-06-21 31/39
TM
is competent to
Rev 1.2
TM
. Each

Related parts for tc59lm814