wm8918 Wolfson Microelectronics plc, wm8918 Datasheet - Page 155

no-image

wm8918

Manufacturer Part Number
wm8918
Description
Ultra Low Power Dac For Portable Audio Applications
Manufacturer
Wolfson Microelectronics plc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
wm8918CGEFL/RV
Manufacturer:
WOLFSON
Quantity:
20 000
Part Number:
wm8918GEFL
Manufacturer:
WOLFSON
Quantity:
20 000
Part Number:
wm8918GEFL/RV
Manufacturer:
MOLEX
Quantity:
12 000
Production Data
Register 5Ah Analogue HP 0
w
REGISTER
REGISTER
ADDRESS
ADDRESS
R94 (5Eh)
Analogue
Lineout 0
BIT
BIT
2
1
0
7
6
5
4
3
2
LINEOUTL_RM
LINEOUTR_EN
LINEOUTL_EN
LINEOUTL_EN
LINEOUTL_EN
HPR_ENA_OU
HPR_ENA_DL
LINEOUTR_R
MV_SHORT
HPR_ENA
V_SHORT
A_OUTP
A_OUTP
LABEL
LABEL
A_DLY
ORT
TP
Y
A
DEFAULT
DEFAULT
0
0
0
0
0
0
0
0
0
0 = HPOUTR short enabled
1 = HPOUTR short removed
For normal operation, this bit should be set as the final
step of the HPR Enable sequence.
Enables HPOUTR output stage
0 = Disabled
1 = Enabled
For normal operation, this bit should be set to 1 after
the DC offset cancellation has been scheduled.
Enables HPOUTR intermediate stage
0 = Disabled
1 = Enabled
For normal operation, this bit should be set to 1 after
the output signal path has been configured, and before
DC offset cancellation is scheduled. This bit should be
set with at least 20us delay after HPR_ENA.
Enables HPOUTR input stage
0 = Disabled
1 = Enabled
For normal operation, this bit should be set as the first
step of the HPR Enable sequence.
Removes LINEOUTL short
0 = LINEOUTL short enabled
1 = LINEOUTL short removed
For normal operation, this bit should be set as the final
step of the LINEOUTL Enable sequence.
Enables LINEOUTL output stage
0 = Disabled
1 = Enabled
For normal operation, this bit should be set to 1 after
the DC offset cancellation has been scheduled.
Enables LINEOUTL intermediate stage
0 = Disabled
1 = Enabled
For normal operation, this bit should be set to 1 after
the output signal path has been configured, and before
DC offset cancellation is scheduled. This bit should be
set with at least 20us delay after LINEOUTL_ENA.
Enables LINEOUTL input stage
0 = Disabled
1 = Enabled
For normal operation, this bit should be set as the first
step of the LINEOUTL Enable sequence.
Removes LINEOUTR short
0 = LINEOUTR short enabled
1 = LINEOUTR short removed
For normal operation, this bit should be set as the final
step of the LINEOUTR Enable sequence.
Enables LINEOUTR output stage
0 = Disabled
DESCRIPTION
DESCRIPTION
PD, Rev 4.0, September 2010
REFER TO
REFER TO
WM8918
155

Related parts for wm8918