mt90503 Zarlink Semiconductor, mt90503 Datasheet - Page 77

no-image

mt90503

Manufacturer Part Number
mt90503
Description
2048vc Aal1 Sar
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mt90503AG
Manufacturer:
ISSI
Quantity:
2
As per the Data Cell FIFO, the CPU can read the error FIFO at any time after obtaining the address to the FIFO
(registers 0714h, 0716h) and the read pointer to the RX_SAR Error Report Structure (register 0710h). Again, an
interrupt can be generated that will trigger if either of two events occurs: when the FIFO becomes more than half full
or if an error report structure has been present in the FIFO for longer than a programmable period of time (register
0724h, 0726h). This interrupt can be enabled in register 0220h.
Errors of more than one type on the same cell will result in one error report structure being created indicating all
types of errors on that cell. The exception to this is cell misinsertion. Since the cell is discarded once the
misinsertion has been detected, no further errors can be found on the misinserted cell.
RX_SAR Structure
Base Address
[19:5]
Seq
Last Seq
Received Cell
Counter
PA
PF
PR
PP
AC
AP
Field
Table 26 - Description of the Fields for the RX_SAR Error Report Structure
+0
+2
+4
+6
RX_SAR
Structure Base
Address [19:5]
Sequence
Number
Last Sequence
Number
Received Cell
Counter
P-Byte Absent
Error
P-Byte Framing
Error
P-Byte Range
Error
P-Byte Parity
Error
AAL1 Byte
CRC-3 Error
AAL1 Byte
Parity Error
Name of Field
b15 b14 b13 b12 b11 b10 b9
PA
PF PR PP AC AP OR UR M ML SL
Figure 32 - RX_SAR Error Report Structure
RX_SAR Structure Base Address[19:5]
Byte Address
Received Cell Counter [31:16]
Received Cell Counter [15:0]
Offset/bits
+0/b14:b0
+4/b15:b0
+6/b15:b0
Zarlink Semiconductor Inc.
+2/b2:b0
+2/b5:b3
+0/b15
+2/b15
+2/b14
+2/b13
+2/b12
+2/b11
Used
MT90503
77
b8
b7
Base address of the RX_SAR Control Structure that
caused the Error Report Structure to be generated.
Appended with "00000" as the LSBs to form a 20-bit
address.
Sequence number of the cell that caused the Error
Report Structure to be generated.
Sequence number of the cell which preceded the
one that caused the Error Report Structure to be
generated.
Cell number of the cell that caused the Error Report
Structure to be generated.
A p-byte was expected but was not detected in the
cell that caused the error.
The p-byte that was detected did not match the
p-byte that was expected.
The p-byte that was detected was out-of-range; the
7-bit p-byte must not be 94-126 and must be less
than the sequence length of the corresponding VC.
127 signifies a dummy offset value.
The p-byte detected did not match its parity bit.
There was an error detected in the CRC-3.
The AAL1 byte detected did not match its parity bit.
b6
b5
Last Seq
b4
Description of Field
b3
b2
Seq
b1
b0
Data Sheet

Related parts for mt90503