m471b5273bh1 Samsung Semiconductor, Inc., m471b5273bh1 Datasheet - Page 14

no-image

m471b5273bh1

Manufacturer Part Number
m471b5273bh1
Description
Ddr3 Sdram
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
Cross point voltage for differential input signals (CK, DQS)
Note :
1. Extended range for V
10.5 Slew rate definition for Differential Input Signals
Input slew rate for differential signals (CK, CK and DQS, DQS) are defined and measured as shown in below.
10.3.4 Differential Input Cross Point Voltage
To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each cross point voltage of differential input
signals (CK, CK and DQS, DQS) must meet the requirements in below table. The differential input cross point voltage V
cross point of true and complement signal to the mid level between of V
10.4 Slew Rate Definition for Single Ended Input Signals
Differential input slew rate definition
Note : The differential signal (i.e. CK - CK and DQS - DQS) must be linear between these thresholds
See "Address / Command Setup, Hold and Derating" for single-ended slew rate definitions for address and command signals.
See "Data Setup, Hold and Slew Rate Derating" for single-ended slew rate definitions for data signals.tDH nominal slew rate for a falling signal is defined
Unbuffered SoDIMM
Differential input slew rate for rising edge (CK-CK and DQS-DQS)
Differential input slew rate for falling edge (CK-CK and DQS-DQS)
Symbol
V
SEH
V
V
as the slew rate between the last crossing of V
IX
IX
of at least V
Differential Input Cross Point Voltage relative to V
Differential Input Cross Point Voltage relative to V
DD
/2 =/-250 mV, and the differential slew rate of CK-CK is larger than 3 V/ ns.
IX
is only allowed for clock and if single-ended clock input signals CKand CK are monotonic, have a single-ended swing V
Description
Figure 6. Differential Input Slew Rate definition for DQS, DQS and CK, CK
Parameter
V
IX
IH
(DC)min and the first crossing of V
Figure 5. V
delta TFdiff
DD
DD
14 of 28
V
/2 for CK,CK
/2 for DQS,DQS
IX
IX
Definition
DD
and V
V
V
From
ILdiffmax
IHdiffmin
SS
V
Measured
IX
.
delta TRdiff
REF
V
V
-150
-175
-150
ILdiffmax
IHdiffmin
Min
To
DDR3-1066/1333
V
CK, DQS
V
CK, DQS
V
V
0
V
DD
DD
SS
IHdiffmin
ILdiffmax
/2
Rev. 1.0 December 2008
Max
150
175
150
V
V
IHdiffmin
IHdiffmin
IX
DDR3 SDRAM
Delta TRdiff
Defined by
Delta TFdiff
is measured from the actual
- V
- V
ILdiffmax
ILdiffmax
Unit
mV
mV
mV
Notes
1
SEL
/

Related parts for m471b5273bh1