MC2GH256NMCA-2SA00 SAMSUNG [Samsung semiconductor], MC2GH256NMCA-2SA00 Datasheet - Page 18

no-image

MC2GH256NMCA-2SA00

Manufacturer Part Number
MC2GH256NMCA-2SA00
Description
SAMSUNG MultiMediaCard
Manufacturer
SAMSUNG [Samsung semiconductor]
Datasheet
The following sections provide valuable information about the electrical interface.
5.4.1 Power Up
The power-up of the MultiMediaCard bus is handled locally in each card and the bus master. See Figure 5-3
- After power up (including hot insertion, i.e. inserting a card when the bus is operating) the card enters the idle state. Dur-
ing this state the card ignores all bus transactions until CMD1 is received.
- The maximum initial load (after power up or hot insertion) that the MultiMediaCard can present on the VDD line shall be
a maximum of 10 uF in parallel with a minimum of 330 ohms. At no time during operation shall the card capacitance on the
VDD line exceed 10 uF
- CMD1 is a special synchronization command used to negotiate the operation voltage range and to poll the card until it is
out of its power-up sequence. Besides the operation voltage profile of the card, the response to CMD1 contains a busy
flag, indicating that the card is still working on its power-up procedure and is not ready for identification. This bit informs
the host that the card is not ready. The host has to wait until this bit is cleared. The card shall complete its initialization
within 1 second from the first CMD1 with a valid OCR range.
- Getting the card out of idle state is up to the responsibility of the bus master. Since the power up time and the supply
ramp up time depend on application parameters as the bus length and the power supply unit, the host must ensure that
the power is built up to the operating level (the same level which will be specified in CMD1) before CMD1 is transmitted.
- After power up the host starts the clock and sends the initializing sequence on the CMD line. This sequence is a contigu-
ous stream of logical ‘1’s. The sequence length is the longest of: 1msec, 74 clocks or the supply-ramp-up-time; The addi-
tional 10 clocks (over the 64 clocks after what the card should be ready for communication) is provided to eliminate power-
up synchronization problems.
Every bus master has to implement CMD1. The CMD1 implementation is mandatory for all MultiMediaCards.
Supply voltage
Revision 0.3
5.4 Electrical Interface
Bus master supply voltage
V
V
Power up time
DD
DD
min
max
Initialization delay:
Supply ramp up time
Initialization sequence
The longest of:
1 msec, 74 clock cycles
or the supply ramp up time
Figure 5-3 : Power-up Diagram
18
CMD1
Card logic
working
voltage range
First CMD1 to card ready
N
Optional repetitions of CMD1
until the card is responding
with busy bit set.
CC
CMD1
N
Memory field
working
voltage range
CC
MultiMediaCard
CMD1
time
N
Sep.22.2005
CC
CMD2
TM

Related parts for MC2GH256NMCA-2SA00