Z80181 Zilog., Z80181 Datasheet - Page 4
![no-image](/images/no-image-200.jpg)
Z80181
Manufacturer Part Number
Z80181
Description
SMART ACCESS CONTROLLER (SAC)
Manufacturer
Zilog.
Datasheet
1.Z80181.pdf
(74 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z8018110FEG
Manufacturer:
Zilog
Quantity:
340
Part Number:
Z8018110FEG
Manufacturer:
ZELOG
Quantity:
20 000
Company:
Part Number:
Z8018112FSC
Manufacturer:
ZILOG
Quantity:
745
Zilog
CPU SIGNALS
Pin Name
A19 - A0
D0-D7
/RD
/WR
/MREQ
/IORQ
/M1
/RFSH
2-4
Pin Number
4-17, 19-21,
64, 65, 91
22-29
89
88
85
84
87
83
Input/Output, Tri-State
I/O, Active 1
I/O, Active 1
I/O, Active 0
I/O, Active 0
I/O, tri-state, Active 0
I/O, tri-state, Active 0
I/O, tri-state, Active 0
Out, tri-state, Active 0
Function
Address Bus. A19 - A0 form a 20-bit address bus which
specifies I/O and memory addresses to be accessed.
During the refresh period, addresses for refreshing are
output. The address bus enters a high-impedance state
during Reset and external bus acknowledge cycles. The
bus is an input when the external bus master is accessing
the on-chip peripherals. Address line A18 is multiplexed
with the output of PRT Channel 1 (T
output on Reset).
8-Bit Bidirectional Data Bus. When the on-chip CPU is
accessing on-chip peripherals, these lines are outputs
and hold the data to/from the on-chip peripherals.
Read Signal. CPU read signal for accepting data from
memory or I/O devices. When an external master is ac-
cessing the on-chip peripherals, it is an input signal.
Write Signal. This signal is active when data to be stored
in a specified memory or peripheral device is on the MPU
data bus. When an external master is accessing the on-
chip peripherals, it is an input signal.
Memory Request Signal. When an effective address for
memory access is on the address bus, /MREQ is active.
This signal is analogous to the /ME signal of the Z64180.
I/O Request Signal. When addresses for I/O are on the
lower 8 bits (A7-A0) of the address bus in the I/O operation,
“0” is output. In addition, the /IORQ signal is output with the
/M1 signal during the interrupt acknowledge cycle to
inform peripheral devices that the interrupt response vec-
tor is on the data bus. This signal is analogous to the /IOE
signal of the Z64180.
Machine Cycle “1”. /MREQ and /M1 are active together
during the operation code fetch cycle. /M1 is output for
every opcode fetch when a two byte opcode is executed.
In the maskable interrupt acknowledge cycle, this signal is
output together with /IORQ. It is also used with
/HALT and ST signal to decode the status of the CPU
Machine cycle. This signal is analogous to the /LIR signal
of the Z64180.
The Refresh Signal. When the dynamic memory
refresh address is on the low order 8-bits of the address
bus (A7 - A0), /RFSH is active along with the /MREQ signal.
This signal is analogous to the /REF signal of the Z64180.
S
MART
OUT
, selected as address
A
CCESS
C
DS971800500
ONTROLLER
Z80181
SAC
™