EP1C4 ALTERA [Altera Corporation], EP1C4 Datasheet - Page 25

• Manufacturer Part Number: EP1C4
• Description: Cyclone FPGA Family Data Sheet
• Manufacturer: ALTERA [Altera Corporation]

Altera Corporation
January 2007
In addition to true dual-port memory, the M4K memory blocks support
simple dual-port and single-port RAM. Simple dual-port memory
supports a simultaneous read and write. Single-port memory supports
non-simultaneous reads and writes.
M4K RAM memory port configurations.
Figure 2–13. Simple Dual-Port & Single-Port Memory Configurations
Note to
(1)
The memory blocks also enable mixed-width data ports for reading and
writing to the RAM ports in dual-port RAM configuration. For example,
the memory block can be written in ×1 mode at port A and read out in ×16
mode from port B.
The Cyclone memory architecture can implement fully synchronous
RAM by registering both the input and output signals to the M4K RAM
block. All M4K memory block inputs are registered, providing
synchronous write cycles. In synchronous operation, the memory block
generates its own self-timed strobe write enable (wren) signal derived
from a global clock. In contrast, a circuit using asynchronous RAM must
generate the RAM wren signal while ensuring its data and address
signals meet setup and hold time specifications relative to the wren
as each of the two independent block sizes is equal to or less than half of the M4K
block size.
Two single-port memory blocks can be implemented in a single M4K block as long
Figure
Simple Dual-Port Memory
Single-Port Memory (1)
2–13:
data[ ]
wraddress[ ]
wren
inclocken
inaclr
data[ ]
address[ ]
wren
inclocken
inaclr
inclock
inclock
Figure 2–13
rdaddress[ ]
outclocken
outclocken
outclock
outclock
outaclr
outaclr
shows these different
rden
q[ ]
q[ ]
Embedded Memory
Preliminary
2–19