SSTUG32866EC/G NXP [NXP Semiconductors], SSTUG32866EC/G Datasheet
SSTUG32866EC/G
Available stocks
Related parts for SSTUG32866EC/G
SSTUG32866EC/G Summary of contents
Page 1
SSTUG32866 1.8 V 25-bit 14-bit configurable registered buffer with parity for DDR2-1G RDIMM applications Rev. 01 — 29 June 2007 1. General description The SSTUG32866 is a 1.8 V configurable register specifically designed ...
Page 2
... NXP Semiconductors 4. Ordering information Table 1. Ordering information Type number Solder process SSTUG32866EC/G Pb-free (SnAgCu solder ball compound) SSTUG32866EC/S Pb-free (SnAgCu solder ball compound) 4.1 Ordering options Table 2. Type number SSTUG32866EC/G SSTUG32866EC/S SSTUG32866_1 Product data sheet 1.8 V DDR2-1G configurable registered buffer with parity ...
Page 3
NXP Semiconductors 5. Functional diagram (1) Disabled configuration. Fig 1. Functional diagram of SSTUG32866 Register A configuration with and SSTUG32866_1 Product data sheet 1.8 V DDR2-1G configurable registered buffer with ...
Page 4
NXP Semiconductors RESET CK CK D2, D3, D5, D6 D14 VREF C1 PAR_IN C0 Fig 2. Parity logic diagram for Register A configuration (positive logic SSTUG32866_1 Product data ...
Page 5
... NXP Semiconductors 6. Pinning information 6.1 Pinning Fig 3. Pin configuration for LFBGA96 Fig 4. Ball mapping register ( SSTUG32866_1 Product data sheet 1.8 V DDR2-1G configurable registered buffer with parity SSTUG32866EC/G SSTUG32866EC/S ball A1 index area ...
Page 6
NXP Semiconductors Fig 5. Ball mapping Register A ( Fig 6. Ball mapping Register B ( SSTUG32866_1 Product data sheet 1.8 V DDR2-1G configurable ...
Page 7
NXP Semiconductors 6.2 Pin description Table 3. Pin description Symbol Pin GND B3, B4, D3, D4, F3, F4, H3, H4, K3, K4, M3, M4, P3 A4, C3, C4, E3, E4, DD G3, G4, J3, J4, L3, L4, N3, ...
Page 8
NXP Semiconductors [3] Data outputs = Q2, Q3, Q5, Q6 Q25 when and Data outputs = Q2, Q3, Q5, Q6 Q14 when and Data ...
Page 9
NXP Semiconductors The device also supports low-power active operation by monitoring both system chip select (DCS and CSR) inputs and will gate the Qn and PPO outputs from changing states when both DCS and CSR inputs are HIGH. If either ...
Page 10
NXP Semiconductors Table 5. Parity and standby function table L = LOW voltage level HIGH voltage level don’t care; RESET DCS CSR ...
Page 11
... PAR_IN inputs data (Dn), CSR, and V ref PAR_IN inputs data (Dn), CSR, and - PAR_IN inputs [1] RESET, Cn 0.65 [1] RESET [2] CK, CK 0.675 [2] CK, CK 600 - - operating in free air SSTUG32866EC/G 0 SSTUG32866EC/S 0 Rev. 01 — 29 June 2007 SSTUG32866 Typ Max - 2.0 V 0. 0.040 0.040 ref ref ...
Page 12
NXP Semiconductors 10. Characteristics Table 8. Characteristics At recommended operating conditions (see Symbol Parameter V HIGH-level output voltage OH V LOW-level output voltage OL I input current I I supply current DD I dynamic operating current per DDD MHz C ...
Page 13
NXP Semiconductors Table 9. Timing requirements At recommended operating conditions (see Symbol Parameter f clock frequency clock t pulse width W t differential inputs active time ACT t differential inputs inactive time INACT t setup time su t hold time ...
Page 14
NXP Semiconductors 10.1 Timing diagrams RESET DCS CSR D25 Q25 PAR_IN PPO QERR Fig 7. Timing diagram for SSTUG32866 used as a single device SSTUG32866_1 ...
Page 15
NXP Semiconductors RESET DCS CSR D14 Q14 PAR_IN PPO QERR (not used) Fig 8. Timing diagram for the first SSTUG32866 ( Register A configuration) device used in pair; C0 ...
Page 16
NXP Semiconductors RESET DCS CSR D14 Q14 (1) PAR_IN PPO (not used) QERR (1) PAR_IN is driven from PPO of the first SSTUG32866 device. Fig 9. Timing diagram for the second ...
Page 17
NXP Semiconductors 11. Test information 11.1 Parameter measurement information for data output load circuit All input pulses are supplied by generators having the following characteristics: PRR 10 MHz; Z The outputs are measured one at ...
Page 18
NXP Semiconductors Fig 13. Voltage waveforms; setup and hold times Fig 14. Voltage waveforms; propagation delay times (clock to output) Fig 15. Voltage waveforms; propagation delay times (reset to output) SSTUG32866_1 Product data sheet 1.8 V DDR2-1G configurable registered buffer ...
Page 19
NXP Semiconductors 11.2 Data output slew rate measurement information All input pulses are supplied by generators having the following characteristics: PRR 10 MHz; Z (1) C Fig 16. Load circuit, HIGH-to-LOW slew measurement Fig 17. ...
Page 20
NXP Semiconductors 11.3 Error output load circuit and voltage measurement information All input pulses are supplied by generators having the following characteristics: PRR 10 MHz; Z (1) C Fig 20. Load circuit, error output measurements ...
Page 21
NXP Semiconductors Fig 23. Voltage waveforms, open-drain output LOW-to-HIGH transition time with respect to 11.4 Partial parity out load circuit and voltage measurement information All input pulses are supplied by generators having the following characteristics: ...
Page 22
NXP Semiconductors Fig 26. Partial parity out voltage waveforms; propagation delay times with respect to SSTUG32866_1 Product data sheet 1.8 V DDR2-1G configurable registered buffer with parity LVCMOS RESET output and t are ...
Page 23
NXP Semiconductors 12. Package outline LFBGA96: plastic low profile fine-pitch ball grid array package; 96 balls; body 13.5 x 5.5 x 1.05 mm ball A1 index area ...
Page 24
NXP Semiconductors 13. Soldering This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description” . 13.1 Introduction to soldering Soldering ...
Page 25
NXP Semiconductors 13.4 Reflow soldering Key characteristics in reflow soldering are: • Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see reducing the process window • Solder paste printing issues including ...
Page 26
NXP Semiconductors Fig 28. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description” . 14. Abbreviations Table 14. Acronym CMOS DDR DIMM LVCMOS PPO PRR RDIMM ...
Page 27
NXP Semiconductors 16. Legal information 16.1 Data sheet status [1][2] Document status Product status Objective [short] data sheet Development Preliminary [short] data sheet Qualification Product [short] data sheet Production [1] Please consult the most recently issued document before initiating or ...
Page 28
NXP Semiconductors 18. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...