W25Q64DWSFIG WINBOND [Winbond], W25Q64DWSFIG Datasheet - Page 52

no-image

W25Q64DWSFIG

Manufacturer Part Number
W25Q64DWSFIG
Description
1.8V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
Manufacturer
WINBOND [Winbond]
Datasheet
10.2.28 Power-down (B9h)
Although the standby current during normal operation is relatively low, standby current can be further
reduced with the Power-down instruction. The lower power consumption makes the Power-down
instruction especially useful for battery powered applications (See ICC1 and ICC2 in AC Characteristics).
The instruction is initiated by driving the /CS pin low and shifting the instruction code “B9h” as shown in
Figure 27a & 27b.
The /CS pin must be driven high after the eighth bit has been latched. If this is not done the Power-down
instruction will not be executed. After /CS is driven high, the power-down state will entered within the time
duration of t
down / Device ID instruction, which restores the device to normal operation, will be recognized. All other
instructions are ignored. This includes the Read Status Register instruction, which is always available
during normal operation. Ignoring all but one instruction makes the Power Down state a useful condition
for securing maximum write protection. The device always powers-up in the normal operation with the
standby current of ICC1.
(IO
CLK
/CS
DI
0
)
DP
Mode 3
Mode 0
(See AC Characteristics). While in the power-down state only the Release from Power-
CLK
/CS
IO
IO
IO
IO
0
1
2
3
0
Mode 3
Mode 0
1
Figure 27b. Deep Power-down Instruction (QPI Mode)
Figure 27a. Deep Power-down Instruction (SPI Mode)
Instruction (B9h)
2
Instruction
3
0
B9h
4
1
5
6
- 52 -
Stand-by current
7
tDP
Stand-by current
Power-down current
tDP
Mode 3
Mode 0
Power-down current
Mode 3
Mode 0
W25Q64DW

Related parts for W25Q64DWSFIG