M58LT128HSB8ZA6 NUMONYX [Numonyx B.V], M58LT128HSB8ZA6 Datasheet - Page 38

• Manufacturer Part Number: M58LT128HSB8ZA6
• Manufacturer: NUMONYX [Numonyx B.V]

Configuration Register
6.3
6.4
6.5
6.6
38/110
Wait Polarity bit (CR10)
The Wait Polarity bit is used to set the polarity of the Wait signal used in Synchronous Burst
Read mode. During Synchronous Burst Read mode the Wait signal indicates whether the
data output is valid or a WAIT state must be inserted.
When the Wait Polarity bit is set to ‘0’ the Wait signal is active Low. When the Wait Polarity
bit is set to ‘1’ the Wait signal is active High.
Data Output Configuration bit (CR9)
The Data Output Configuration bit is used to configure the output to remain valid for either
one or two clock cycles during Synchronous mode.
When the Data Output Configuration bit is ’0’ the output data is valid for one clock cycle;
when the Data Output Configuration bit is ’1’ the output data is valid for two clock cycles.
The Data Output Configuration bit must be configured using the following condition:
●
where:
●
●
●
If this condition is not satisfied, the Data Output Configuration bit should be set to ‘1’ (two
clock cycles). Refer to
Wait Configuration bit (CR8)
The Wait Configuration bit is used to control the timing of the Wait output pin, WAIT, in
Synchronous Burst Read mode.
When WAIT is asserted, Data is Not Valid and when WAIT is de-asserted, Data is Valid.
When the Wait Configuration bit is Low (set to ’0’), the Wait output pin is asserted during the
WAIT state. When the Wait Configuration bit is High (set to ’1’), the Wait output pin is
asserted one data cycle before the WAIT state.
Burst Type bit (CR7)
The Burst Type bit determines the sequence of addresses read during Synchronous Burst
Reads.
The Burst Type bit is High (set to ’1’) because the memory only outputs from sequential
addresses.
See
starting address in Sequential mode.
Table 12: Burst type definition
t
t
t
t
K
K
QVK_CPU
KQV
> t
is the clock period
KQV
is the clock to data valid time.
+ t
is the data setup time required by the system CPU
QVK_CPU
Figure 5: X-latency and data output configuration
for the sequence of addresses output from a given
M58LT128HST, M58LT128HSB
example.