MCF5270 FREESCALE [Freescale Semiconductor, Inc], MCF5270 Datasheet - Page 18

no-image

MCF5270

Manufacturer Part Number
MCF5270
Description
32-bit Embedded Controller Division
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5270
Manufacturer:
MOTOLOLA
Quantity:
513
Part Number:
MCF5270AB100
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
MCF5270AB100
Manufacturer:
FREESCALE
Quantity:
672
Part Number:
MCF5270AB100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5270CAB100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5270CVM150
Manufacturer:
TOKO
Quantity:
3 000
Part Number:
MCF5270CVM150
Manufacturer:
FREESCAL
Quantity:
3 528
Part Number:
MCF5270CVM150
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5270CVM150-L23W
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5270CVM150J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5270CVM150R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Modes of Operation
5.2
The following features are available to support applications which require low power.
There are four modes of operation: RUN, WAIT, DOZE, and STOP. The system enters a low power mode
when the user programs the low power bits (LPMD) in the LPCR (Low Power Control Register) in the
CIM before the CPU core executes a STOP instruction. This idles the CPU with no cycles active. The
LPMD bits indicate to the system and clock controller to power down and stop the clocks appropriately.
During STOP mode, the system clock is stopped low.
A wakeup event is required to exit a low power mode and return back to RUN mode. Wakeup events
consist of any of the following conditions. See the following sections for more details.
5.2.1
RUN mode is the normal system operating mode. Current consumption in this mode is related directly to
the frequency chosen for the system clock.
18
1. Any type of reset.
2. Assertion of the BKPT pin to request entry into Debug mode.
3. Debug request bit in the BDM control register to request entry into debug mode.
4. Any valid interrupt request.
D25, D24
JTAG_EN
Four modes of operation:
— RUN
— WAIT
— DOZE
— STOP
Ability to shut down most peripherals independently.
Ability to shut down the external CLKOUT pin.
Low Power Modes
RUN Mode
Pin
MCF5271 Integrated Microprocessor Hardware Specification, Rev. 1.2
Select chip select /
address line
Selects BDM or
JTAG mode
Chip Configuration
Table 3. Configuration Pin Descriptions (continued)
Function
00 PADDR[7:5] configured
10 PADDR7 configured as
01 PADDR[7:6] configured
11 PADDR[7:5] configured
0 BDM mode
1 JTAG mode
as A23-A21 (default)
CS6,
PADDR[6:5] as A22-A21
as CS[6:5],
PADDR5 as A21
as CS[6:4]
Pin State/Meaning
Comments
Freescale Semiconductor

Related parts for MCF5270