ST92T163 ST Microelectronics, ST92T163 Datasheet - Page 75
![no-image](/images/no-image-200.jpg)
ST92T163
Manufacturer Part Number
ST92T163
Description
8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS
Manufacturer
ST Microelectronics
Datasheet
1.ST92T163.pdf
(224 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST92T163L
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST92T163R4L
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
ST92T163R4T1L
Manufacturer:
ST
Quantity:
444
Part Number:
ST92T163R4T1L
Manufacturer:
ST
Quantity:
20 000
5 RESET AND CLOCK CONTROL UNIT (RCCU)
5.1 INTRODUCTION
The Reset and Clock Control Unit (RCCU) com-
prises two distinct sections:
– the Clock Control Unit, which generates and
– the Reset/Stop Manager, which detects and
On ST9 devices where the external Stop pin is
available, this circuit also detects and manages
the externally triggered Stop mode, during which
all oscillators are frozen in order to achieve the
lowest possible power consumption.
5.2 CLOCK CONTROL UNIT
The Clock Control Unit generates the internal
clocks for the CPU core (CPUCLK) and for the on-
chip peripherals (INTCLK). The Clock Control Unit
may be driven by an external crystal circuit, con-
nected to the OSCIN and OSCOUT pins, or by an
external pulse generator, connected to OSCIN
(see Figure 42 and Figure 44). Another clock
source named CK_AF can be provided from the
internal RC oscillator.
5.2.1 Clock Control Unit Overview
As shown in Figure 34, a programmable divider
can divide the CLOCK1 input clock signal by two.
The resulting signal, CLOCK2, is the reference in-
put clock to the programmable Phase Locked
Loop frequency multiplier, which is capable of mul-
tiplying the clock frequency by a factor of 6, 8, 10
or 14; the multiplied clock is then divided by a pro-
Figure 34. Clock Control Unit Simplified Block Diagram
manages the internal clock signals.
flags Hardware, Software and Watchdog gener-
ated resets.
oscillator
oscillator
Internal
Quartz
RC
CLOCK1
1/2
CLOCK2
1/16
Clock Multiplier
/Divider
ST92163 - RESET AND CLOCK CONTROL UNIT (RCCU)
1/16
PLL
Unit
grammable divider, by a factor of 1 to 7. By this
means, the ST9 can operate with cheaper, medi-
um frequency (3-5 MHz) crystals, while still provid-
ing a high frequency internal clock for maximum
system performance; the range of available multi-
plication and division factors allow a great number
of operating clock frequencies to be derived from a
single crystal frequency. The undivided PLL clock
is also available for special purposes (high-speed
peripheral).
For low power operation, especially in Wait for In-
terrupt mode, the Clock Multiplier unit may be
turned off, whereupon the output clock signal may
be programmed as CLOCK2 divided by 16. For
further power reduction, an internal RC oscillator
with a frequency of 85KHZ (+/- 40%) is available to
provide the CK_AF clock internally if the external
clock source is not used. During the execution of a
WFI in Low Power mode this clock is further divid-
ed by 16 to reduce power consumption (for the se-
lection of this signal refer to the description the
CK_AF clock source in the following sections).
The internal system clock, INTCLK, is routed to all
on-chip peripherals, as well as to the programma-
ble Clock Prescaler Unit which generates the clock
for the CPU core (CPUCLK).
The Clock Prescaler is programmable and can
slow the CPU clock by a factor of up to 8, allowing
the programmer to reduce CPU processing speed,
and thus power consumption, while maintaining a
high speed clock to the peripherals. This is partic-
ularly useful when little actual processing is being
done by the CPU and the peripherals are doing
most of the work.
CK_AF
CPU Clock
Prescaler
Peripherals
CPU Core
CPUCLK
INTCLK
to
to
75/224