ST92T163 ST Microelectronics, ST92T163 Datasheet - Page 77

no-image

ST92T163

Manufacturer Part Number
ST92T163
Description
8/16-BIT FULL SPEED USB MCU FOR COMPOSITE DEVICES WITH 16 ENDPOINTS
Manufacturer
ST Microelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST92T163
Manufacturer:
ST
0
Part Number:
ST92T163/NER
Manufacturer:
ST
0
Part Number:
ST92T163E
Manufacturer:
MAX
Quantity:
81
Part Number:
ST92T163L
Manufacturer:
ST
0
Part Number:
ST92T163L
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST92T163L@@@@@
Manufacturer:
ST
0
Part Number:
ST92T163LPROTO
Manufacturer:
ST
0
Part Number:
ST92T163R4L
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST92T163R4T1L
Manufacturer:
ST
Quantity:
444
Part Number:
ST92T163R4T1L
Manufacturer:
ST
Quantity:
20 000
5.3 CLOCK MANAGEMENT
The various programmable features and operating modes of the CCU are handled by four registers:
– MODER (Mode Register)
– CLKCTL (Clock Control Register)
Figure 36. Clock Control Unit Programming
This is a System Register (R235, Group E).
The input clock divide-by-two and the CPU clock
prescaler factors are handled by this register.
This is a Paged Register (R240, Page 55).
The low power modes and the interpretation of
the HALT instruction are handled by this register.
(CLK_FLAG)
XTSTOP
oscillator
oscillator
Quartz
Internal
Wait for Interrupt and Low Power Modes:
LPOWFI (CLKCTL) selects Low Power operation automatically on entering WFI mode.
WFI_CKSEL (CLKCTL) selects the CK_AF clock automatically, if present, on entering WFI mode.
XTSTOP (CLK_FLAG) automatically stops the Xtal oscillator when the CK_AF clock is present and selected.
RC
CLOCK1
WFI and LPOWFI=1 and WFI_CKSEL = 1
1/2
1/16
(MODER)
DIV2
0
1
CLOCK2
0
1
ST92163 - RESET AND CLOCK CONTROL UNIT (RCCU)
CK_AF
6/8/10/14
MX(1:0)
PLL
x
(USB CLOCK)
(PLLCONF)
OUTPLL_2
1/16
DX(2:0)
– CLK_FLAG (Clock Flag Register)
– PLLCONF (PLL Configuration Register)
1/N
This is a Paged Register (R242, Page 55).
This register contains various status flags, as
well as control bits for clock selection.
This is a Paged Register (R246, Page 55).
The PLL multiplication and division factors are
programmed in this register.
CSU_CKSEL
(CLK_FLAG)
0
1
XT_DIV16
0
1
(CLK_FLAG)
CKAF_SEL
(CLKCTL)
CKAF_ST
0
1
CPU Clock Prescaler
Peripherals
INTCLK
and
to
77/224

Related parts for ST92T163