RG82845M Intel, RG82845M Datasheet - Page 11

• Manufacturer Part Number: RG82845M
• Description: Chipset Memory Controller Hub Mobile
• Manufacturer: Intel

Terminology
250687-002
R
MCH-M - The Mobile Memory Controller Hub-M component that contains the processor interface,
DRAM controller, and AGP interface. It communicates with the I/O controller hub (ICH3-M) and other
IO controller hubs over proprietary interconnect called the hub interface.
ICH3-M - The Mobile I/O Controller Hub 3-M component that contains the primary PCI interface, LPC
interface, USB, ATA-100, AC’97, and other IO functions. It communicates with the Intel
845MP/845MZ Chipset MCH-M over a proprietary interconnect called hub interface.
Host - This term is used synonymously with processor.
Core - The internal base logic in the MCH-M.
System Bus - Processor-to-MCH-M interface. The Enhanced Mode of the Scalable Bus is the P6 Bus
plus enhancements, consisting of source synchronous transfers for address and data, and system bus
interrupt delivery. The Mobile Intel Pentium 4 Processor-M implements a subset of Enhanced Mode.
Hub interface - The proprietary hub interconnect that ties the MCH-M to the ICH3-M. In this document
hub interface cycles originating from or destined for the primary PCI interface on the ICH3-M is
generally referred to as hub interface cycles.
Accelerated Graphics Port (AGP) - Refers to the AGP interface that is in the MCH-M. It supports
AGP 2.0 compliant components only with 1.5V signaling level. PIPE# and SBA addressing cycles and
their associated data phases are generally referred to as AGP transactions. FRAME# cycles over the AGP
bus are generally referred to as AGP/PCI transactions.
PCI_A - The physical PCI bus, driven directly by the ICH3-M component. It supports 5-V, 32-bit, 33-
MHz PCI 2.2 compliant components. Communication between PCI_A and MCH-M occurs over hub
interface. Note: Even though it is referred to as PCI_A it is not PCI Bus #0 from a configuration
standpoint.
Full Reset - A Full MCH-M Reset is defined in this document when RSTIN# is asserted.
System Bus - Synonymous with Host or Front Side Bus
GART - Graphics Aperture Re-map Table. This table contains the page re-map information used during
AGP aperture address translations.
GTLB - Graphics Translation Look-aside Buffer. A cache used to store frequently used GART entries.
UP – Uniprocessor
DBI – Dynamic Bus inversion
MSI – Message Signaled Interrupts. MSI’s allow a device to request interrupt service via a standard
Memory Write transaction instead of through a hardware signal.
IPI – Inter Processor Interrupt
Word – 16 bits = 2 bytes
Dword (DW) – Doubleword: 32bits = 4 bytes
Datasheet
Intel
®
82845MP/82845MZ Chipset-Mobile (MCH-M)
®
11