RG82845M Intel, RG82845M Datasheet - Page 116

• Manufacturer Part Number: RG82845M
• Description: Chipset Memory Controller Hub Mobile
• Manufacturer: Intel

Intel
5.2.2.
5.2.2.1.
5.2.2.1.1.
5.2.2.1.2.
5.2.2.1.3.
116
®
82845MP/82845MZ Chipset-Mobile (MCH-M)
Memory Organization and Configuration
Refer to Section 1.3.
Configuration Mechanism for SO-DIMMs
Detection of the type of DDR installed on the SO-DIMM is supported via Serial Presence Detect
mechanism as defined in the JEDEC 200-pin SO- DIMM specification. This uses the SCL, SDA, and
SA[2:0] pins on the SO-DIMMs to detect the type and size of the installed SO-DIMMs. No special
programmable modes are provided on Intel 845MP/845MZ MCH-M for detecting the size and type of
memory installed. Type and size detection must be done via the serial presence detection pins.
Memory Detection and Initialization
Before any cycles to the memory interface can be supported, the Intel 845MP/845MZ MCH-M DDR
registers must be initialized. The Intel 845MP/845MZ MCH-M must be configured for operation with
the installed memory types. Detection of memory type and size is done via the System Management Bus
(SMB) interface on the ICH3-M. This two-wire bus is used to extract the DDR type and size information
from the Serial Presence Detect port on the DDR SO-DIMMs. DDR SO-DIMMs contain a 5 pin Serial
Presence Detect interface, including SCL (serial clock), SDA (serial data) and SA[2:0]. Devices on the
SMBus bus have a seven-bit address. For the DDR SO-DIMMs, the upper four bits are fixed at 1010.
The lower three bits are strapped on the SA[2:0] pins. SCL and SDA are connected directly to the
System Management Bus on the ICH3-M. Thus, data is read from the Serial Presence Detect port on the
SO-DIMMs via a series of IO cycles to the south bridge. BIOS essentially needs to determine the size
and type of memory used for each of the rows of memory in order to properly configure the Intel
845MP/845MZ MCH-M memory interface.
SMBus Configuration and Access of the Serial Presence Detect Ports
Refer to the Intel
Memory Register Programming
This section provides an overview of how the required information for programming the DDR registers is
obtained from the Serial Presence Detect ports on the SO-DIMMs. The Serial Presence Detect ports are
used to determine Refresh Rate, MA and MD Buffer Strength, Row Type (on a row by row basis), DDR
Timings, Row Sizes, and Row Page Sizes. The following table lists a subset of the data available
through the onboard Serial Presence Detect ROM on each SO-DIMM.
®
ICH3-M Datasheet for more detail.
Datasheet
250687-002
R