AM79C970AKCW AMD [Advanced Micro Devices], AM79C970AKCW Datasheet - Page 122
![no-image](/images/no-image-200.jpg)
AM79C970AKCW
Manufacturer Part Number
AM79C970AKCW
Description
PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
Manufacturer
AMD [Advanced Micro Devices]
Datasheet
1.AM79C970AKCW.pdf
(219 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AM79C970AKCW
Manufacturer:
AMD
Quantity:
6 557
- Current page: 122 of 219
- Download datasheet (2Mb)
1
0
122
AMD
MPMODE
SPND
Read/Write accessible always.
MPEN is cleared to ZERO by
H_RESET or S_RESET and is
not affected by setting the
STOP bit.
Magic Packet Mode. Setting
MPMODE to ONE will redefine
the SLEEP pin to be a magic
packet
PCnet-PCI II controller will enter
the magic packet mode when
MPMODE is set to one and either
SLEEP is asserted or MPEN is
set to ONE.
Read/Write accessible always.
MPMODE is cleared to ZERO by
H_RESET or S_RESET and is
not affected by setting the
STOP bit.
Suspend. Setting SPND to ONE
will cause the PCnet-PCI II con-
troller to start entering the sus-
pend mode. The host must poll
SPND until it reads back ONE to
determine that the PCnet-PCI II
controller has entered the sus-
pend mode. Setting SPND to
ZERO will get the PCnet-PCI II
controller out of suspend mode.
SPND can only be set to ONE if
STOP (CSR0, bit 2) is cleared to
ZERO. H_RESET, S_RESET or
setting the STOP bit will get the
PCnet-PCI II controller out of
suspend mode.
When the host requests the
PCnet-PCI II controller to enter
the suspend mode, the device
first finishes all on-going transmit
activity and updates the corre-
sponding transmit descriptor en-
tries. It then finishes all on-going
receive activity and updates the
corresponding receive descriptor
entries. It then sets the read-ver-
sion of SPND to ONE and enters
the suspend mode.
In suspend mode, all of the
CSR and BCR registers are
accessible. As long as the
PCnet-PCI II controller is not re-
set while in suspend mode (by
H_RESET, S_RESET or by set-
ting the STOP bit), no re-initiali-
zation of the device is required
after the device comes out of
suspend mode. The PCnet-PCI II
controller will continue at the
transmit and receive descriptor
ring locations where it had left off.
Read/Write accessible always.
SPND is cleared by H_RESET,
enable
pin.
P R E L I M I N A R Y
Am79C970A
The
CSR6: RX/TX Descriptor Table Length
Bit
31–16 RES
15–12 TLEN
11–8
7–0
CSR8: Logical Address Filter 0
Bit
31–16 RES
15–0LADRF[15:0]
RLEN
Name
Name
RES
S_RESET or by setting the
STOP bit.
Description
Reserved locations. Written as
ZEROs and read as undefined.
Contains a copy of the transmit
encoded ring length (TLEN) field
read from the initialization block
during PCnet-PCI II controller in-
itialization. This field is written
during the PCnet-PCI II controller
initialization routine.
Read accessible only when
either the STOP or the SPND bit
is set. Write operations have no
effect and should not be per-
formed. TLEN is only defined
after initialization. These bits
are unaffected by H_RESET,
S_RESET or by setting the
STOP bit.
Contains a copy of the receive
encoded ring length (RLEN) read
from
during PCnet-PCI II controller
initialization. This field is written
during the PCnet-PCI II controller
initialization routine.
Read accessible only when
either the STOP or the SPND bit
is set. Write operations have no
effect and should not be per-
formed. RLEN is only defined af-
ter
are unaffected by H_RESET,
S_RESET or by setting the
STOP bit.
Reserved
as ZEROs. Write operations
are ignored.
Description
Reserved locations. Written as
ZEROs and read as undefined.
Logical
LADRF[15:0]. The content of this
register is undefined until loaded
from the initialization block after
the INIT bit in CSR0 has been set
or a direct register write has been
performed on this register.
Read/Write
when either the STOP or the
SPND bit is set. These bits
initialization.
the
initialization
Address
locations.
accessible
These
Filter,
Read
block
only
bits
Related parts for AM79C970AKCW
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![AMD-751AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-751ACAMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-751](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-751AMD-751-TM System Controller Revision Guide
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-X5-133SFZ](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
AMD-X5-133SFZAm5X86? Microprocessor Family
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-8131BLC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
Hyper Transport PCI-X Tunnel
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-8111AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
HyperTransport I/O Hub
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-640AC](/images/manufacturer_photos/0/0/14/advanced_micro_devices_tmb.jpg)
Part Number:
Description:
System Controller
Manufacturer:
Advanced Micro Devices
Datasheet:
![AMD-K6](/images/no-image3.png)
Part Number:
Description:
AMD-K6 Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
![AMD-K6-2E/400AFR](/images/no-image3.png)
Part Number:
Description:
AMD-K6-2E Embedded Processor
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet:
![AMD-8132BLCT](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__tmb.jpg)
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
![AMD-K6-IIIE+550ACR](/images/manufacturer_photos/0/0/44/amd__advanced_micro_devices__tmb.jpg)
Part Number:
Description:
Manufacturer:
AMD (ADVANCED MICRO DEVICES)
Datasheet:
![AMD-766AC](/images/no-image3.png)
Part Number:
Description:
Peripheral Bus Controller
Manufacturer:
AMD [Advanced Micro Devices]
Datasheet: