PPC440EPX-NPAFFFTS AMCC [Applied Micro Circuits Corporation], PPC440EPX-NPAFFFTS Datasheet - Page 88

• Manufacturer Part Number: PPC440EPX-NPAFFFTS
• Description: PowerPC 440EPx Embedded Processor
• Manufacturer: AMCC [Applied Micro Circuits Corporation]

440EPx – PPC440EPx Embedded Processor
Figure 11. DDR SDRAM Write Cycle Timing
Note: The timing data in the following tables is based on simulation runs using Einstimer.
Table 24. I/O Timing—DDR SDRAM T
Notes:
1. All of the DQS signals are referenced to MemClkOut with the DQS delay line programmed to 1 cycle.
2. Clock speed is 166 MHz.
88
DQS0
DQS1
DQS2
DQS3
DQS4
DQS5
DQS6
DQS7
DQS8
Signal Name
MemClkOut
T
T
T
T
T
T
SK
SA
SD
HD
HA
DS
MemData
PLB Clk
= Delay from falling edge of MemClkOut to rising/falling edge of signal (skew)
= Setup time for address and command
= Setup time for data signals (minimum time data is valid before rising/falling edge of DSQ)
= Hold time for data signals (minimum time data is valid after rising/falling edge of DSQ)
= Hold time for address and command signals from MemClkOut
= Delay from rising/falling edge of clock to the rising/falling edge of DQS
DQS
Addr/Cmd
DS
T
SA
T
SK
T
HA
Minimum
−0.030
−0.030
−0.050
−0.110
−0.140
−0.120
−0.060
−0.010
−0.140
T
T
SD
DS
T
HD
T
DS
T
DS
(ns)
T
SD
Revision 1.26 – October 15, 2007
Preliminary Data Sheet
T
HD
Maximum
+0.650
+0.620
+0.580
+0.480
+0.410
+0.480
+0.580
+0.690
+0.420
AMCC Proprietary