NetduinoPlus2 Netduino, NetduinoPlus2 Datasheet - Page 23

• Manufacturer Part Number: NetduinoPlus2
• Description: Development Boards & Kits - ARM NETDUINO PLUS 2
• Manufacturer: Netduino

Specifications of NetduinoPlus2

• Rohs: yes
• Product: Development Boards
• Tool Is For Evaluation Of: STM32F405RG
• Core: ARM Cortex M4
• Interface Type: I2C, SPI, UART, USB
• Operating Supply Voltage: 7.5 v to 9 V
• Data Bus Width: 32 bit
• Description/function: Arduino form factor
• Dimensions: 2.8 in x 2.1 in
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C

STM32F405xx, STM32F407xx
2.2.13
2.2.14
Note:
2.2.15
clock entry is available when necessary (for example if an indirectly used external oscillator
fails).
Several prescalers allow the configuration of the three AHB buses, the high-speed APB
(APB2) and the low-speed APB (APB1) domains. The maximum frequency of the three AHB
buses is 168 MHz while the maximum frequency of the high-speed APB domains is 84 MHz.
The maximum allowed frequency of the low-speed APB domain is 42 MHz.
The devices embed a dedicated PLL (PLLI2S) which allows to achieve audio class
performance. In this case, the I
frequencies from 8 kHz to 192 kHz.
Boot modes
At startup, boot pins are used to select one out of three boot options:
●
●
●
The boot loader is located in system memory. It is used to reprogram the Flash memory by
using USART1 (PA9/PA10), USART3 (PC10/PC11 or PB10/PB11), CAN2 (PB5/PB13), USB
OTG FS in Device mode (PA11/PA12) through DFU (device firmware upgrade).
Power supply schemes
●
●
●
Refer to
V
temperature range and an inverted reset signal is applied to PDR_ON.
Power supply supervisor
The power supply supervisor is enabled by holding PDR_ON high.
The device has an integrated power-on reset (POR) / power-down reset (PDR) circuitry
coupled with a Brownout reset (BOR) circuitry. At power-on, BOR is always active, and
ensures proper operation starting from 1.8 V. After the 1.8 V BOR threshold level is reached,
the option byte loading process starts, either to confirm or modify default thresholds, or to
disable BOR permanently. Three BOR thresholds are available through option bytes.
The device remains in reset mode when V
V
The device also features an embedded programmable voltage detector (PVD) that monitors
the V
generated when V
than the V
message and/or put the MCU into a safe state. The PVD is enabled by software.
DD
BOR
/V
Boot from user Flash
Boot from system memory
Boot from embedded SRAM
V
enabled), provided externally through V
V
RCs and PLL. V
V
registers (through power switch) when V
DD
, without the need for an external reset circuit.
DD
SSA
BAT
DDA
/V
Figure 19: Power supply scheme
= 1.8 to 3.6 V: external power supply for I/Os and the internal regulator (when
, V
DDA
= 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup
PVD
minimum value of 1.7 V is obtained when the device operates in the 0 to 70 °C
DDA
power supply and compares it to the V
threshold. The interrupt service routine can then generate a warning
= 1.8 to 3.6 V: external analog power supplies for ADC, DAC, Reset blocks,
DD
/V
DDA
DDA
and V
drops below the V
Doc ID 022152 Rev 3
2
SSA
S master clock can generate all standard sampling
must be connected to V
for more details.
DD
DD
DD
PVD
is below a specified threshold, V
pins.
is not present.
threshold and/or when V
PVD
threshold. An interrupt can be
DD
and V
SS
, respectively.
DD
/V
POR/PDR
DDA
Description
is higher
23/180
or