TMP86C993XB Toshiba, TMP86C993XB Datasheet - Page 119

no-image

TMP86C993XB

Manufacturer Part Number
TMP86C993XB
Description
EMULATION CHIP FOR TMP86F SSOP
Manufacturer
Toshiba
Datasheet

Specifications of TMP86C993XB

Accessory Type
Adapter
For Use With/related Products
TMP86F SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Example :Generating 1024 Hz pulse using TC4 (fc = 16.0 MHz)
Note 1: In the programmable divider output mode, do not change the TTREGj setting while the timer is running. Since TTREGj
Note 2: When the timer is stopped during PDO output, the PDOj pin holds the output status when the timer is stopped. To
Note 3: j = 3, 4
is not in the shift register configuration in the programmable divider output mode, the new value programmed in
TTREGj is in effect immediately after programming. Therefore, if TTREGj is changed while the timer is running, an
expected operation may not be obtained.
change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the TCjCR<TFFj> setting
upon stopping of the timer.
Example: Fixing the PDOj pin to the high level when the TimerCounter is stopped
CLR (TCjCR).3 ; Stops the timer.
CLR (TCjCR).7 ; Sets the PDOj pin to the high level.
LD
LD
LD
Setting port
(TTREG4), 3DH
(TC4CR), 00010001B
(TC4CR), 00011001B
Page 105
; 1/1024 ÷ 2
; Sets the operating clock to fc/2
; Starts TC4.
7
/fc ÷ 2 = 3DH
7
, and 8-bit PDO mode.
TMP86FH92DMG

Related parts for TMP86C993XB