ADC08B3000RB/NOPB National Semiconductor, ADC08B3000RB/NOPB Datasheet - Page 10

• Manufacturer Part Number: ADC08B3000RB/NOPB
• Description: BOARD EVAL FOR ADC08B3000
• Manufacturer: National Semiconductor
• Series: PowerWise®r

Specifications of ADC08B3000RB/NOPB

• Mfg Application Notes: ADC08zzzz Calibrating AppNote
• Number Of Adc's: 1
• Number Of Bits: 8
• Sampling Rate (per Second): 3G
• Data Interface: Serial
• Inputs Per Adc: 1 Single Ended or 1 Differential
• Input Range: 810 mVpp
• Power (typ) @ Conditions: 1.2W @ 62MSPS
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Utilized Ic / Part: ADC08B3000
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: ADC08B3000RB

www.national.com
STATIC CONVERTER CHARACTERISTICS
INL
DNL
V
V
PFSE
NFSE
FS_ADJ
DYNAMIC CONVERTER CHARACTERISTICS
FPBW
ENOB
SINAD
OFF
OFF
Absolute Maximum Ratings
(Notes 1, 2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Soldering
Semiconductor’s Reflow Temperature Profile specifications.
Refer to www.national.com/packaging. (Note 5)
Converter Electrical Characteristics
The following specifications apply after calibration for V
Differential a.c. coupled sine wave Input Clock, f
= 100 MHz, V
100Ω Differential, after calibration. Boldface limits apply for T
(Notes 6, 7)
Symbol
Analog Supply Voltage (V
V
Voltage on Any Input Pin
(Except V
Voltage on V
(Maintaining Common Mode)
Ground Difference
Input Current at Any Pin (Note 3)
Package Input Current (Note 3)
Power Dissipation at T
ESD Susceptibility (Note 4)
Storage Temperature
DR
_ADJ
|GND - DR GND|
Human Body Model
Machine Model
IN
Integral Non-Linearity (Best fit)
Differential Non-Linearity
Resolution with No Missing Codes
Offset Error
Input Offset Adjustment Range
Positive Full-Scale Error (Note 9)
Negative Full-Scale Error (Note 9)
Full-Scale Adjustment Range
Full Power Bandwidth
Code Error Rate
Gain Flatness
Effective Number of Bits
Signal-to-Noise Plus Distortion Ratio
+, V
process
BG
IN
+, V
IN
= Floating, Non-Extended Control Mode, SDR Mode, R
-)
IN
-
A
Parameter
must
≤
A
85°C
)
comply
−0.15V to (V
0V to (V
−65°C to +150°C
with
-0.15V to 2.5V
0V to 100 mV
CLK
A
DC Coupled, 1MHz Sine Wave Over
Ranged
DC Coupled, 1MHz Sine Wave Over
Ranged
Extended Control Mode
Extended Control Mode
0.0 to -1.0 dBFS
f
f
f
f
f
f
+ 300mV)
A
IN
IN
IN
IN
IN
IN
= 1.5 GHz at 0.4V
+ 0.15V)
±25 mA
±50 mA
National
= 373 MHz, V
= 748 MHz, V
= 1498 MHz, V
= 373 MHz, V
= 748 MHz, V
= 1498 MHz, V
2500V
2.3 W
250V
A
2.2V
= V
DR
A
= 1.9V, V
Conditions
10
= T
IN
IN
IN
IN
MIN
IN
IN
Operating Ratings
Package Thermal Resistance
P-P
= FSR − 0.5 dB
= FSR − 0.5 dB
= FSR − 0.5 dB
= FSR − 0.5 dB
Ambient Temperature Range
Supply Voltage (V
Driver Supply Voltage (V
Analog Input Common Mode Voltage
V
(Maintaining Common Mode)
Ground Difference
CLK Pins Voltage Range
Differential CLK Amplitude
= FSR − 0.5 dB
= FSR − 0.5 dB
IN
to T
with 50% duty cycle, Duty Cycle Stabilizer enabled, RCLK
IN
+, V
EXT
Exposed Pad
(|GND - DR GND|)
FSR (a.c. coupled) = differential 810mV
MAX
128-Lead
Package
= 3300Ω ±0.1%, Analog Signal Source Impedance =
IN
LQFP
- Voltage Range
. All other limits T
A
)
26°C / W
50 to 950
(Note 8)
Typical
±0.35
±0.20
DR
θ
-0.10
10
−2.7
−1.6
45.1
44.5
40.3
±45
±20
7.2
7.1
6.4
JA
A
3
)
-18
= 25°C, unless otherwise noted.
(Notes 1, 2)
θ
10°C / W
Package)
JC (Top of
(Note 8)
−40°C
Limits
±0.9
±0.6
41.8
41.0
±25
±25
±15
6.7
6.5
(100% duty cycle)
0.4V
8
(10% duty cycle)
+1.8V to +2.0V
P-P
≤
P-P
V
(Thermal Pad)
2.8°C / W
0V to 2.15V
T
+1.8V to V
CMO
, C
0V to 2.5V
θ
A
to 2.0V
J-PAD
L
LSB (max)
LSB (max)
≤
0V to V
mV (max)
mV (max)
Bits (min)
Bits (min)
dB (min)
dB (min)
= 10 pF,
(Limits)
±50mV
Sample
Errors/
+85°C
Units
%FS
GHz
MHz
LSB
Bits
Bits
mV
dB
0V
P-P
A
A