ADZS-BF518F-EZBRD Analog Devices Inc, ADZS-BF518F-EZBRD Datasheet
ADZS-BF518F-EZBRD
Specifications of ADZS-BF518F-EZBRD
Related parts for ADZS-BF518F-EZBRD
ADZS-BF518F-EZBRD Summary of contents
Page 1
Preliminary Technical Data FEATURES Up to 400 MHz high-performance Blackfin Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs, 40-bit shifter RISC-like register and instruction model for ease of programming and compiler-friendly support Advanced debug, trace, and performance monitoring ...
Page 2
ADSP-BF512/BF514/BF516/BF518(F) TABLE OF CONTENTS General Description ................................................. 3 Portable Low-Power Architecture ............................. 3 System Integration ................................................ 3 Processor Peripherals ............................................. 3 Blackfin Processor Core .......................................... 3 Memory Architecture ............................................ 5 DMA Controllers .................................................. 9 Real-Time Clock ................................................... 9 Watchdog Timer ...
Page 3
Preliminary Technical Data GENERAL DESCRIPTION The ADSP-BF512/BF514/BF516/BF518(F) processors are members of the Blackfin family of products, incorporating the Analog Devices/Intel Micro Signal Architecture (MSA). Blackfin processors combine a dual-MAC state-of-the-art signal processing engine, the advantages of a clean, orthogonal RISC- ...
Page 4
ADSP-BF512/BF514/BF516/BF518(F) The compute register file contains eight 32-bit registers. When performing compute operations on 16-bit operand data, the register file operates as 16 independent 16-bit registers. All operands for compute operations come from the multiported register file and instruction constant ...
Page 5
Preliminary Technical Data Blackfin processors support a modified Harvard architecture in combination with a hierarchical memory structure. Level 1 (L1) memories are those that typically operate at the full processor speed with little or no latency. At the L1 level, ...
Page 6
ADSP-BF512/BF514/BF516/BF518(F) The asynchronous memory controller can be programmed to control up to four banks of devices with very flexible timing parameters for a wide variety of devices. Each bank occupies a 1M byte segment regardless of the size of the ...
Page 7
Preliminary Technical Data Table 2. Core Event Controller (CEC) Priority (0 is Highest) Event Class 0 Emulation/Test Control 1 Reset 2 Nonmaskable Interrupt 3 Exception 4 Reserved 5 Hardware Error 6 Core Timer 7 General-Purpose Interrupt 7 8 General-Purpose Interrupt ...
Page 8
ADSP-BF512/BF514/BF516/BF518(F) Table 3. Peripheral Interrupt Assignment (Continued) Peripheral Interrupt Event DMA 4 Channel (SPORT0 TX/RSI) DMA 5 Channel (SPORT1 RX/SPI1) DMA 6 Channel (SPORT1 TX) TWI DMA 7 Channel (SPI0) DMA8 Channel (UART0 RX) DMA9 Channel (UART0 TX) DMA10 Channel ...
Page 9
Preliminary Technical Data The SIC allows further control of event processing by providing three pairs of 32-bit interrupt control and status registers. Each register contains a bit corresponding to each of the peripheral interrupt events shown in Table 3 on ...
Page 10
ADSP-BF512/BF514/BF516/BF518(F) The stopwatch function counts down from a programmed value, with one-second resolution. When the stopwatch is enabled and the counter underflows, an interrupt is generated. Like the other peripherals, the RTC can wake up the processor from sleep mode ...
Page 11
Preliminary Technical Data mode. In single update mode the duty cycle values are program- mable only once per PWM period, so that the resultant PWM patterns are symmetrical about the midpoint of the PWM period. In the double update mode, ...
Page 12
ADSP-BF512/BF514/BF516/BF518(F) includes support for five to eight data bits, one or two stop bits, and none, even, or odd parity. Each UART port supports two modes of operation: • PIO (programmed I/O) – The processor sends or receives data by ...
Page 13
Preliminary Technical Data • Frame status delivery to memory through DMA, including frame completion semaphores for efficient buffer queue management in software • Tx DMA support for separate descriptors for MAC header and payload to eliminate buffer copy operations • ...
Page 14
ADSP-BF512/BF514/BF516/BF518(F) PARALLEL PERIPHERAL INTERFACE (PPI) The ADSP-BF512/BF514/BF516/BF518(F) processors provide a parallel peripheral interface (PPI) that can connect directly to parallel A/D and D/A converters, ITU-R-601/656 video encod- ers and decoders, and other general-purpose peripherals. The PPI consists of a dedicated ...
Page 15
Preliminary Technical Data In the active mode possible to disable the PLL through the PLL control register (PLL_CTL). If disabled, the PLL must be re-enabled before transitioning to the full-on or sleep modes. Sleep Operating Mode—High Dynamic Power ...
Page 16
ADSP-BF512/BF514/BF516/BF518( the duration running at f NOM CCLKNOM T is the duration running at f RED CCLKRED VOLTAGE REGULATION INTERFACE The ADSP-BF512/BF514/BF516/BF518(F) processors require an external voltage regulator to power the V reduce standby power consumption in the ...
Page 17
Preliminary Technical Data All on-chip peripherals are clocked by the system clock (SCLK). The system clock frequency is programmable by means of the SSEL3–0 bits of the PLL_DIV register. The values programmed into the SSEL fields define a divide ratio ...
Page 18
ADSP-BF512/BF514/BF516/BF518(F) by the host before every transmitted byte. A pull-up resistor is required on the SPI0SS input. A pull-down on the serial clock may improve signal quality and booting robustness. • Boot from OTP memory (BMODE = 0x5) — This ...
Page 19
Preliminary Technical Data DESIGNING AN EMULATOR-COMPATIBLE PROCESSOR BOARD (TARGET) The Analog Devices family of emulators are tools that every sys- tem developer needs in order to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 ...
Page 20
ADSP-BF512/BF514/BF516/BF518(F) SIGNAL DESCRIPTIONS The processors’ signal definitions are listed in to maintain maximum function and reduce package size and signal count, some signals have dual, multiplexed functions. In cases where signal function is reconfigurable, the default state is shown in ...
Page 21
Preliminary Technical Data Table 9. Signal Descriptions Signal Name PF10/ETxD0/PPI D10/TMR3 PF11/ERxD0/PPI D11/PWM AH/TACI3 PF12/ETxD1/PPI D12/PWM AL PF13/ERxD1/PPI D13/PWM BH PF14/ETxEN/PPI D14/PWM BL 2 PF15 /RMII PHYINT/PPI D15/PWM_SYNCA Port G: GPIO and Multiplexed Peripherals 3 PG0/MIICRS/RMIICRS/HWAIT /SPI1SEL3 PG1/ERxER/DMAR1/PWM CH PG2/MIITxCLK/RMIIREF_CLK/DMAR0/PWM ...
Page 22
ADSP-BF512/BF514/BF516/BF518(F) Table 9. Signal Descriptions Signal Name Port J PJ0:SCL PJ1:SDA Real Time Clock RTXI RTXO JTAG Port TCK TDO TDI TMS TRST EMU Clock CLKIN XTAL CLKBUF Mode Controls RESET NMI BMODE2-0 Voltage Regulation Interface PG EXT_WAKE Power Supplies ...
Page 23
Preliminary Technical Data SPECIFICATIONS Note that component specifications are subject to change without notice. OPERATING CONDITIONS Parameter 1 V Internal Supply Voltage DDINT External Supply Voltage DDEXT 4 V RTC Power Supply Voltage DDRTC 5 V MEM ...
Page 24
ADSP-BF512/BF514/BF516/BF518(F) Table 10 shows settings for TWI_DT in the NONGPIO_DRIVE register. Set this register prior to using the TWI port. Table 10. TWI_DT Field Selections and V TWI_DT V Nominal DDEXT 000 (default) 3.3 001 1.8 010 2.5 011 1.8 ...
Page 25
Preliminary Technical Data ELECTRICAL CHARACTERISTICS Parameter V High Level Output Voltage OH V High Level Output Voltage OH V High Level Output Voltage OH V Low Level Output Voltage OL V Low Level Output Voltage OLTWI 1 I High Level ...
Page 26
ADSP-BF512/BF514/BF516/BF518(F) ABSOLUTE MAXIMUM RATINGS Stresses greater than those listed in Table 15 nent damage to the device. These are stress ratings only. Functional operation of the device at these or any other condi- tions greater than those indicated in the ...
Page 27
Preliminary Technical Data TIMING SPECIFICATIONS Clock and Reset Timing Table 19 and Figure 7 describe clock and reset operations. Per Absolute Maximum Ratings on Page 26, combinations of CLKIN and clock multipliers must not select core/peripheral clocks in excess of ...
Page 28
ADSP-BF512/BF514/BF516/BF518(F) Asynchronous Memory Read Cycle Timing Table 20. Asynchronous Memory Read Cycle Timing Parameter Timing Requirements t DATA15–0 Setup Before CLKOUT SDAT t DATA15–0 Hold After CLKOUT HDAT t ARDY Setup Before CLKOUT SARDY t ARDY Hold After CLKOUT HARDY ...
Page 29
Preliminary Technical Data Asynchronous Memory Write Cycle Timing Table 21. Asynchronous Memory Write Cycle Timing Parameter Timing Requirements t ARDY Setup Before CLKOUT SARDY t ARDY Hold After CLKOUT HARDY Switching Characteristics t DATA15–0 Disable After CLKOUT DDAT t DATA15–0 ...
Page 30
ADSP-BF512/BF514/BF516/BF518(F) SDRAM Interface Timing Table 22. SDRAM Interface Timing Parameter Timing Requirements t Data Setup Before CLKOUT SSDAT t Data Hold After CLKOUT HSDAT Switching Characteristics 1 t CLKOUT Period SCLK t CLKOUT Width High SCLKH t CLKOUT Width Low ...
Page 31
Preliminary Technical Data External DMA Request Timing Table 23 and Figure 11 describe the External DMA Request operations. Table 23. External DMA Request Timing Parameter Timing Parameters t DMARx Asserted to CLKOUT High Setup DR t CLKOUT High to DMARx ...
Page 32
ADSP-BF512/BF514/BF516/BF518(F) Parallel Peripheral Interface Timing Table 24 and Figure 12 on Page 32, Figure 18 on Page Figure 19 on Page 39 describe parallel peripheral interface operations. Table 24. Parallel Peripheral Interface Timing Parameter Timing Requirements 1 t PPI_CLK Width ...
Page 33
Preliminary Technical Data DATA DRIVING/ FRAME SYNC SAMPLING EDGE PPI_CLK POLC = 0 PPI_CLK POLC = 1 POLS = 1 PPI_FS1 POLS = 0 POLS = 1 PPI_FS2 POLS = 0 PPI_DATA POLC = 0 PPI_CLK PPI_CLK POLC = 1 ...
Page 34
ADSP-BF512/BF514/BF516/BF518(F) FRAME SYNC IS DRIVEN OUT PPI_CLK POLC = 0 PPI_CLK POLC = 1 t DFSPE t HOFSPE POLS = 1 PPI_FS1 POLS = 0 POLS = 1 PPI_FS2 POLS = 0 PPI_DATA DATA0 IS DRIVEN OUT t DDTPE t ...
Page 35
Preliminary Technical Data SD/SDIO Controller Timing Table 25 and Figure 16 describe SD/SDIO Controller Timing. Table 26 and Figure 17 describe SD/SDIO controller (high speed) timing. Table 25. SD/SDIO Controller Timing Parameter Timing Requirements t Input Setup Time ISU t ...
Page 36
ADSP-BF512/BF514/BF516/BF518(F) Table 26. SD/SDIO Controller Timing (High Speed Mode) Parameter Timing Requirements t Input Setup Time ISU t Input Hold Time IH Switching Characteristics f Clock Frequency Data Transfer Mode PP t Clock Low Time WL Clock High Time t ...
Page 37
Preliminary Technical Data Serial Ports Table 27 through Table 30 on Page 38 and through Figure 19 on Page 39 describe serial port operations. Table 27. Serial Ports—External Clock Parameter Timing Requirements t TFSx/RFSx Setup Before TSCLKx/RSCLKx SFSE t TFSx/RFSx ...
Page 38
ADSP-BF512/BF514/BF516/BF518(F) Table 30. External Late Frame Sync Parameter Switching Characteristics t Data Delay from Late External TFSx or External RFSx with MCE = 1, MFD = 0 DDTLFSE t Data Enable from Late FS or MCE = 1, MFD = ...
Page 39
Preliminary Technical Data EXTERNAL RFSx WITH MCE = 1, MFD = 0 RSCLKx RFSx DTx LATE EXTERNAL TFSx TSCLKx TFSx DTx ADSP-BF512/BF514/BF516/BF518(F) DRIVE SAMPLE DRIVE t t SFSE/I HOFSE/I t DDTTE/I t DTENLFS t DTENE/I 1ST BIT t DDTLFSE DRIVE ...
Page 40
ADSP-BF512/BF514/BF516/BF518(F) Serial Peripheral Interface (SPI) Port—Master Timing Table 31 and Figure 20 describe SPI port master operations. Table 31. Serial Peripheral Interface (SPI) Port—Master Timing Parameter Timing Requirements t Data Input Valid to SCK Edge (Data Input Setup) SSPIDM t ...
Page 41
Preliminary Technical Data Serial Peripheral Interface (SPI) Port—Slave Timing Table 32 and Figure 21 describe SPI port slave operations. Table 32. Serial Peripheral Interface (SPI) Port—Slave Timing Parameter Timing Requirements t Serial Clock High Period SPICHS t Serial Clock Low ...
Page 42
ADSP-BF512/BF514/BF516/BF518(F) General-Purpose Port Timing Table 33 and Figure 22 describe general-purpose port operations. Table 33. General-Purpose Port Timing Parameter Timing Requirement t General-Purpose Port Signal Input Pulse Width WFI Switching Characteristics t General-Purpose Port Signal Output Delay from CLKOUT Low ...
Page 43
Preliminary Technical Data Timer Cycle Timing Table 35 and Figure 24 describe timer expired operations. The input signal is asynchronous in “width capture mode” and “external clock mode” and has an absolute maximum input fre- quency of (f /2) MHz. ...
Page 44
ADSP-BF512/BF514/BF516/BF518(F) Up/Down Counter/Rotary Encoder Timing Table 36. Up/Down Counter/Rotary Encoder Timing Parameter Timing Requirements t Up/Down Counter/Rotary Encoder Input Pulse Width WCOUNT t Counter Input Setup Time Before CLKOUT Low CIS t Counter Input Hold Time After CLKOUT Low1 CIH ...
Page 45
Preliminary Technical Data Table 39. 10/100 Ethernet MAC Controller Timing: RMII Receive Signal 1 Parameter t REF_CLK Frequency (f EREFCLKF SCLK t EREF_CLK Width (t EREFCLKW EREFCLK t Rx Input Valid to RMII REF_CLK Rising Edge (Data In Setup) EREFCLKIS ...
Page 46
ADSP-BF512/BF514/BF516/BF518(F) MII TxCLK ETxD3-0 ETxEN ERxCLK ERxD1-0 ERxDV ERxER t ERXCLKIS RMII REF_CLK ETxD1-0 ETxEN Figure 29. 10/100 Ethernet MAC Controller Timing: RMII Transmit Signal MII CRS, COL Figure 30. 10/100 Ethernet MAC Controller Timing: Asynchronous Signal t ETXCLK t ...
Page 47
Preliminary Technical Data MDC (OUTPUT) MDIO (OUTPUT) MDIO (INPUT) Figure 31. 10/100 Ethernet MAC Controller Timing: MII Station Management ADSP-BF512/BF514/BF516/BF518(F) t MDCOH t MDCOV t MDIOS Rev. PrE | Page March 2009 t MDCIH ...
Page 48
ADSP-BF512/BF514/BF516/BF518(F) JTAG Test And Emulation Port Timing Table 43 and Figure 32 describe JTAG port operations. Table 43. JTAG Port Timing Parameter Timing Parameters t TCK Period TCK t TDI, TMS Setup Before TCK High STAP t TDI, TMS Hold ...
Page 49
Preliminary Technical Data OUTPUT DRIVE CURRENTS Figure 33 through Figure 44 show typical current-voltage char- acteristics for the output drivers of the processors. The curves represent the current drive capability of the output drivers as a function of output voltage. ...
Page 50
ADSP-BF512/BF514/BF516/BF518(F) 150 100 50 TBD 0 –50 –100 –150 0 0.5 1.0 1.5 SOURCE VOLTAGE (V) Figure 38. Drive Current C (High V 150 100 50 TBD 0 –50 –100 –150 0 0.5 1.0 1.5 SOURCE VOLTAGE (V) Figure 39. ...
Page 51
Preliminary Technical Data 150 100 50 TBD 0 –50 –100 –150 0 0.5 1.0 1.5 SOURCE VOLTAGE (V) Figure 44. Drive Current F (High V POWER DISSIPATION Total power dissipation has two components: one due to inter- nal circuitry (P ...
Page 52
ADSP-BF512/BF514/BF516/BF518(F) BF512/BF514/BF516/BF518(F) processor’s output voltage and the input threshold for the device requiring the hold time. C the total bus capacitance (per data line), and I age or three-state current (per data line). The hold time will be t plus ...
Page 53
Preliminary Technical Data TBD Figure 51. Typical Rise and Fall Times (10%–90%) versus Load Capacitance for Driver B at EVDD TBD Figure 52. Typical Rise and Fall Times (10%–90%) versus Load Capacitance for Driver C at EVDD TBD Figure 53. ...
Page 54
ADSP-BF512/BF514/BF516/BF518(F) THERMAL CHARACTERISTICS To determine the junction temperature on the application printed circuit board use CASE JT where Junction temperature ( Case temperature ( C) measured by customer at ...
Page 55
Preliminary Technical Data 176-LEAD LQFP LEAD ASSIGNMENT Table 46 lists the LQFP leads by lead number. Page 56 lists the LQFP by signal mnemonic. Table 46. 176-Lead LQFP Pin Assignment (Numerically by Lead Number) Lead No. Signal Lead No. 1 ...
Page 56
ADSP-BF512/BF514/BF516/BF518(F) Table 47. 176-Lead LQFP Pin Assignment (Alphabetically by Signal Mnemonic) Lead No. Signal Lead No. 107 A1 58 106 A2 57 105 A3 56 103 A4 51 102 A5 130 101 ...
Page 57
Preliminary Technical Data 168-BALL CSP_BGA BALL ASSIGNMENT Table 48 lists the CSP_BGA by ball number. Page 58 lists the CSP_BGA balls by signal mnemonic. Table 48. 168-Ball CSP_BGA Ball Assignment (Numerically by Ball Number) Ball No. Signal Name Ball No. ...
Page 58
ADSP-BF512/BF514/BF516/BF518(F) Table 49. 168-Ball CSP_BGA Ball Assignment (Alphabetically by Signal Mnemonic) Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name Ball No. Signal Name K14 A1 A11 CLKBUF K13 ...
Page 59
Preliminary Technical Data Figure 56 shows the top view of the CSP_BGA ball configura- tion. Figure 57 shows the bottom view of the CSP_BGA ball configuration. A1 BALL PAD CORNER ...
Page 60
ADSP-BF512/BF514/BF516/BF518(F) OUTLINE DIMENSIONS Dimensions in Figure 58 are shown in millimeters. 1.60 0.75 MAX 0.60 0.45 1.00 REF 12° 1.45 0.20 1.40 0.15 1.35 0.09 7° 0.15 0° 0.10 SEATING 0.08 MAX PLANE 0.05 COPLANARITY VIEW A ROTATED 90 ° ...
Page 61
Preliminary Technical Data A1 BALL CORNER 1.70 1.60 1.45 SURFACE MOUNT DESIGN Table 50 is provided as an aide to PCB design. For industry- standard design recommendations, refer to IPC-7351, Generic Requirements for Surface Mount Design and Land Pattern Standard. ...
Page 62
ADSP-BF512/BF514/BF516/BF518(F) ORDERING GUIDE 1 Model Temperature Range ADSP-BF518KSWZ-ENG + RoHS Compliant Part. 2 Referenced temperature is ambient temperature. ©2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of ...