DO-CPLD-DK-J-G Xilinx Inc, DO-CPLD-DK-J-G Datasheet - Page 19

no-image

DO-CPLD-DK-J-G

Manufacturer Part Number
DO-CPLD-DK-J-G
Description
KIT STARTER CPLD JAPANESE
Manufacturer
Xilinx Inc
Series
CoolRunner™- IIr
Type
CPLD Development Kitr
Datasheet

Specifications of DO-CPLD-DK-J-G

Contents
Proto Board, Download Cable, Software and Documentation
For Use With/related Products
CoolRunner-ll, XC9500XL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DO-CPLD-DK-J-G
Manufacturer:
XILINX
0
CPLD I/O User Guide
UG445 (v1.1) November 27, 2007
R
For best results (with multiple power rails), Xilinx recommends that V
before V
are active. If V
might be glitches on the I/O as the internal circuitry is initialized. Xilinx recommends not
leaving V
During power-up, all Xilinx CPLDs employ internal circuitry which keeps the devices in
the quiescent state (weak pull-up) until the V
The approximate “safe level” for each device is listed below:
V
conditions is not characterized, and therefore, not recommended. When power is removed
from V
Transistors are in an unknown state, which results in more current than if the I/Os were
disabled or held in a known state.
V
However, it is strongly recommended to power V
XC9500, XC9500XL, XC9500XV, and CoolRunner XPLA3 devices, V
configuration and programming.
V
V
powered even after configuration. If there are no JTAG instructions, the power consumed
CCIO
CCIO
CCAUX
CCAUX
CoolRunner-II: 1.3V
CoolRunner XPLA3: 2.1V
XC9500XL: 2.5V
XC9500XV: 1.9V
XC9500: 3.8V
can be removed without damaging the part, but the exact behavior under these
is not required for programming of the non-volatile memory of a CoolRunner-II.
CCIO
CCIO
is used to power the JTAG circuitry. This leads to a common question, can
be safely removed after configuration. This is not recommend. V
CCIO
with the core powered, the I/Os will still try to drive and read their pins.
(see
CCIO
floating while V
Figure
is powered before V
Figure 5: V
5); this will ensure that the internal logic is correct before the I/Os
www.xilinx.com
CCINT
CCINT
is ramping.
CCINT
is powered before V
CCINT
, this will not damage the device, but there
CCIO
Power, Sequencing, and Slew Rates
supply voltage is at a safe level.
during programming. For the
CCIO
CCIO
CCINT
is required for
CCAUX
UG445_04_052207
be applied
should be
19

Related parts for DO-CPLD-DK-J-G