DO-CPLD-DK-J-G Xilinx Inc, DO-CPLD-DK-J-G Datasheet - Page 6

no-image

DO-CPLD-DK-J-G

Manufacturer Part Number
DO-CPLD-DK-J-G
Description
KIT STARTER CPLD JAPANESE
Manufacturer
Xilinx Inc
Series
CoolRunner™- IIr
Type
CPLD Development Kitr
Datasheet

Specifications of DO-CPLD-DK-J-G

Contents
Proto Board, Download Cable, Software and Documentation
For Use With/related Products
CoolRunner-ll, XC9500XL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DO-CPLD-DK-J-G
Manufacturer:
XILINX
0
Preface: About This Guide
Conventions
6
Typographical
This document uses the following conventions. An example illustrates each convention.
The following typographical conventions are used in this document:
Courier font
Courier bold
Italic font
DS054
This data sheet describes the XC9500XL 3.3V CPLD Family, including architecture,
basic family device descriptions, and package options.
DS049
This data sheet describes the XC9500XV 2.5V CPLD Family, including architecture,
basic family device descriptions, and package options.
*Please note that this family has been discontinued and is not recommended for use in
new designs. For further information, please see XCN07010.
UG112
This guide discusses thermal, electrical, moisture, and soldering characteristics of
Xilinx device packages.
XAPP150
This application note describes the output sink and source current for average
processing, nominal supply voltage, and room temperature.
XAPP342
This application note describes the features and benefits of the I/O cells provided by
Xilinx CoolRunner XPLA3 CPLDs.
XAPP382
This document is a comprehensive description of the I/O structure of the
CoolRunner-II CPLD family.
XAPP429
This application note describes several different methods for interfacing 5V signals to
CoolRunner-II devices.
Convention
XC9500XL High-Performance CPLD Family Data Sheet
XC9500XV High-Performance CPLD Family Data Sheet*
Device Package User Guide
XPLA3 I/O Cell Characteristics Application Note
I/V Curves for Xilinx FPGA and CPLD Families
CoolRunner-II I/O Characteristics Application Note
5V Tolerance Techniques for CoolRunner-II Devices Application Note
Messages, prompts, and
program files that the system
displays
Literal commands that you enter
in a syntactical statement
References to other manuals
www.xilinx.com
Meaning or Use
speed grade: - 100
ngdbuild design_name
See the Development System
Reference Guide for more
information.
UG445 (v1.1) November 27, 2007
Example
CPLD I/O User Guide
R

Related parts for DO-CPLD-DK-J-G