HD64F3437TFI16V Renesas Electronics America, HD64F3437TFI16V Datasheet - Page 508

no-image

HD64F3437TFI16V

Manufacturer Part Number
HD64F3437TFI16V
Description
MCU FLASH 60K 100-TQFP
Manufacturer
Renesas Electronics America
Datasheet

Specifications of HD64F3437TFI16V

Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3437TFI16V
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
HD64F3437TFI16V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
For NMI interrupts while flash memory is being programmed or erased, these malfunction and
runaway problems can be prevented by using the RAM overlap function with the settings
described below.
1. Do not store the NMI interrupt-handling routine
2. Set the NMI interrupt vector in address H'F806 in RAM (corresponding to H'0006 in flash
3. After the above settings, set both the RAMS and RAM0 bits to 1 in WSCR.
Due to the setting of step 3, if an interrupt signal is input while 12 V is applied to the FV
RAM overlap function is enabled and part of the RAM (H'F800 to H'F87F) is overlapped onto the
small-block area of flash memory (H'0000 to H'007F). As a result, when an interrupt is input, the
vector is read from RAM, not flash memory, so the interrupt is handled normally even if flash
memory is being programmed or erased. This can prevent malfunction and runaway.
Notes: *1 When the interrupt mask bit (I) of the condition control register (CCR) is set to 1, all
Notes on Interrupt Handling in Boot Mode: In boot mode, the settings described above
concerning NMI interrupts are carried out, and NMI interrupt handling (but not other interrupt
handling) is enabled while the boot program is executing. Note the following points concerning
the user program.
476
H'EF7F in mode 2 nor H'0000 to H'F77F in mode 3). Store it elsewhere (in RAM, for
example).
memory).
If interrupt handling is required
If interrupt handling is not required
Since the RAMS and RAM0 bits remain set to 1 in WSCR, make sure that the user program
disables the RAM overlap by clearing the RAMS and RAM0 bits both to 0.
Load the NMI vector (H'F780) into address H'F806 in RAM (the 38th byte of the
The interrupt handling routine used by the boot program is stored in addresses H'F780 to
transferred user program should be H'F780).
H'F78F in RAM. Make sure that the user program does not overwrite this area.
*2 The vector table might not be read correctly for one of the following reasons:
*3 This routine should be programmed so as to prevent microcontroller runaway.
*4 For details on WSCR settings, see section 20.2.4, Wait-State Control Register.
interrupts except NMI are masked. For details see (2) in section 2.2.2, Control
Registers.
• If flash memory is read while it is being programmed or erased (while the P or E bit
• If no value has been written for the NMI entry in the vector table yet, NMI
of FLMCR is set), the correct value cannot be read.
exception handling will not be executed correctly.
*3
in the flash memory area (neither H'0000 to
*4
PP
pin, the

Related parts for HD64F3437TFI16V