EM250-BBRD-R Ember, EM250-BBRD-R Datasheet - Page 70

• Manufacturer Part Number: EM250-BBRD-R
• Description: EM250 BREAKOUT BOARD
• Manufacturer: Ember
• Type: Transceiver, 802.15.4r

Specifications of EM250-BBRD-R

• Frequency: 2.4GHz
• For Use With/related Products: EM250
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 636-1024

EM250
SC2_SPICFG [0x442C]
SC2_SPISTAT [0x4420]
120-0082-000S
SC_SPIRXDRV
SC_SPIMST
SC_SPIRPT
SC_SPIORD
SC_SPIPHA
SC_SPIPOL
SC_SPITXIDLE
SC_SPITXFREE
SC_SPIRXVAL
SC_SPIRXOVF
0-R
0-R
15
0-R
0-R
0
0
15
7
0
0
7
0-R
0-R
14
0
0
6
0-R
0-R
14
0
0
6
[5]
[4]
[3]
[2]
[1]
[0]
[3]
[2]
[1]
[0]
SC_SPIRXDRV
0-R
0-R
13
0-RW
NOTE: Changing the
disabled, when
Receiver-driven mode selection bit (SPI master mode only). Clearing this bit will initiate
transactions when transmit data is available. Setting this bit will initiate transactions when
the receive buffer (FIFO or DMA) has space.
Setting this bit will put the SPI in master mode while clearing this bit will put the SPI in
slave mode.
This bit controls behavior on a transmit buffer underrun condition in slave mode. Clearing
this bit will send the BUSY token (0xFF) and setting this bit will repeat the last byte. Chang-
ing this bit will only take effect when the transmit FIFO is empty and the transmit serializer
is idle.
Clearing this bit will result in the Most Significant Bit being transmitted first while setting
this bit will result in the Least Significant Bit being transmitted first.
Clock phase configuration is selected with clearing this bit for sampling on the leading (first
edge) and setting this bit for sampling on second edge.
Clock polarity configuration is selected with clearing this bit for a rising leading edge and
setting this bit for a falling leading edge.
This bit is set when the transmit FIFO is empty and the transmitter is idle.
This bit is set when the transmit FIFO is ready to accept at least one byte.
This bit is set when the receive FIFO contains at least one byte.
This bit is set when the receive FIFO has been overrun. This bit clears when the data regis-
ter (
0
0
5
0-R
13
0
5
SC2_DATA
SC_SPIMST
) is read.
SC2_MODE
0-R
0-R
12
0-RW
0
0
4
0-R
12
0
4
SC2_SPICFG
is 0.
SC_SPITXIDLE
Page 70
SC_SPIRPT
0-R
0-R
11
0-RW
0
3
register is only allowed when the serial controller is
0-R
11
0
3
SC_SPITXFREE
SC_SPIORD
0-RW
0-R
0-R
10
0-R
0
2
10
0
2
SC_SPIRXVAL
SC_SPIPHA
0-RW
0-R
0-R
0-R
9
0
1
9
0
1
SC_SPIRXOVF
SC_SPIPOL
0-RW
0-R
0-R
0-R
0
0
8
0
8
0