TSX5070FN STMicroelectronics, TSX5070FN Datasheet - Page 28

no-image

TSX5070FN

Manufacturer Part Number
TSX5070FN
Description
Manufacturer
STMicroelectronics
Type
PCMr
Datasheet

Specifications of TSX5070FN

Number Of Channels
1
Gain Control
Programmable
Number Of Adc's
1
Number Of Dac's
1
Package Type
PLCC
Operating Supply Voltage (typ)
±5V
Number Of Adc Inputs
1
Number Of Dac Outputs
1
Operating Supply Voltage (max)
±5.25V
Operating Supply Voltage (min)
±4.75V
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TSX5070FN
Manufacturer:
ST
Quantity:
2 233
Part Number:
TSX5070FN
Manufacturer:
ST
0
Part Number:
TSX5070FN(TS5070)
Manufacturer:
ST
0
Part Number:
TSX5070FN/3
Manufacturer:
ST
0
Part Number:
TSX5070FN013TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
TSX5070FN013TR
Manufacturer:
ST
0
TS5070 - TS5071
DEFINITIONS AND TIMING CONVENTIONS
DEFINITIONS
TIMING CONVENTIONS
V
V
V
V
Threshold Region
Valid Signal
Invalid signal
For the purpose of this timing specifications the following conventions apply :
Input Signals
Period
Rise Time
Fall Time
Pulse Width High
Pulse Width Low
Setup Time
Hold Time
Delay Time
IH
IL
OH
OL
VIH is the D.C. input level above which an input level is guaranteed to appear as a logical one.
This parameter is to be measured by performing a functional test at reduced clock speeds and
nominal timing (i.e. not minimum setup and hold times or output strobes), with the high level of
all driving signals set to V
VIL is the D.C. input level below which an input level is guaranteed to appear as a logical zero
the device. This parameter is measured in the same manner as V
low levels set to V
VOH is the minimmum D.C. output level to which an output placed in a logical one state will
converge when loaded at the maximum specified load current.
VOL is the maximum D.C. output level to which an output placed in a logical zero state will
converge when loaded at the maximum specified load current.
The threshold region is the range of input voltages between V
A signal is Valid if it is in one of the valid logic states. (i.e. above V
specifications, a signal is deemed valid at the instant it enters a valid state.
A signal is invalid if it is not in a valid logic state, i.e., when it is in the threshold region between
V
threshold region.
All input signals may be characterized as : V
The period of the clock signal is designated as tPxx where xx represents the mnemonic of the
clock signal being specified.
Rise times are designated as tRyy, where yy represents a mnemonic of the signal whose rise
time is being specified, tRyy is measured from V
Fall times are designated as tFyy, where yy represents a mnemonic of the signal whose fall
time is being specified, tFyy is measured from V
The high pulse width is designated as tWzzH, where zz represents the mnemonic of the input
or output signal whose pulse width is being specified. High pulse width are measured from V
to V
The low pulse is designated as tWzzL’ where zz represents the mnemonic of the input or output
signal whose pulse width is being specified. Low pulse width are measured from V
Setup times are designated as tSwwxx where ww represents the mnemonic of the input signal
whose setup time is being specified relative to a clock or strobe input represented by mnemonic
xx. Setup times are measured from the ww Valid to xx Invalid.
Hold times are designated as THwwxx where ww represents the mnemonic of the input signal
whose hold time is being specified relative to a clock or strobe input represented by the
mnemonic xx. Hold times are measured from xx Valid to ww Invalid
Delay times are designated as TDxxyy [H/L], where xx represents the mnemonic of the input
reference signal and yy represents the mnemonic of the output signal whose timing is being
specified relative to xx. The mnemonic may optionally be terminated by an H or L to specify the
high going or low going transition of the output signal. Maximum delay times are measured from
xx Valid to yy Valid. Minimum delay times are measured from xx Valid to yy Invalid. This
parameter is tested under the load conditions specified in the Conditions column of the Timing
Specifications section of this datasheet.
IL
and V
IH
.
IH
. In timing specifications, a signal is deemed Invalid at the instant it enters the
IL
and minimum supply voltage applied to the device.
IH
and maximum supply voltages applied to the device.
L
= 0.4 V, V
IH
IL
to V
to V
IH
IL
.
H
.
= 2.4 V, tR < 10 ns, tF < 10 ns.
IL
and V
IH
IH
IH
but with all driving signal
.
or below V
IL
IL
to V
). In timing
IL
.
28/32
IH

Related parts for TSX5070FN