PIC18F86K90-I/PT Microchip Technology, PIC18F86K90-I/PT Datasheet - Page 204

• Manufacturer Part Number: PIC18F86K90-I/PT
• Description: 64kB Flash, 4kB RAM, 1kB EE, 16MIPS, NanoWatt XLP, LCD, 5V 80 TQFP 12x12x1mm TRA
• Manufacturer: Microchip Technology
• Series: PIC® XLP™ 18Fr

Specifications of PIC18F86K90-I/PT

• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 64MHz
• Connectivity: I²C, LIN, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, LCD, POR, PWM, WDT
• Number Of I /o: 69
• Program Memory Size: 64KB (32K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 24x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 80-TQFP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PIC18F87K90 FAMILY
15.3
Timer3/5/7 can be configured for 16-bit reads and
writes (see Figure 15.3). When the RD16 control bit
(TxCON<1>) is set, the address for TMRxH is mapped
to a buffer register for the high byte of Timer3/5/7. A
read from TMRxL will load the contents of the high byte
of Timer3/5/7 into the Timerx High Byte Buffer register.
This provides users with the ability to accurately read
all 16 bits of Timer3/5/7 without having to determine
whether a read of the high byte, followed by a read of
the low byte, has become invalid due to a rollover
between reads.
A write to the high byte of Timer3/5/7 must also take
place through the TMRxH Buffer register. The Timer3/
5/7 high byte is updated with the contents of TMRxH
when a write occurs to TMRxL. This allows users to
write all 16 bits to both the high and low bytes of
Timer3/5/7 at once.
The high byte of Timer3/5/7 is not directly readable or
writable in this mode. All reads and writes must take
place through the Timerx High Byte Buffer register.
Writes to TMRxH do not clear the Timer3/5/7 prescaler.
The prescaler is only cleared on writes to TMRxL.
15.4
The SOSC internal oscillator may be used as the clock
source for Timer3/5/7. The SOSC oscillator is enabled
by setting one of five bits: any of the four SOSCEN bits
in the TxCON registers (TxCON<3>) or the SOSCGO
bit in the OSCCON2 register (OSCCON2<3>). To use
it as the Timer3/5/7 clock source, the TMRxCS bit must
FIGURE 15-2:
DS39957B-page 204
Timer3/5/7
TMRxGE
Timer3/5/7 16-Bit Read/Write Mode
Using the SOSC Oscillator as the
Timer3/5/7 Clock Source
TxGPOL
TxGVAL
TxG_IN
TxCKI
TIMER3/5/7 GATE COUNT ENABLE MODE
N
Preliminary
N + 1
also be set. As previously noted, this also configures
Timer3/5/7 to increment on every rising edge of the
oscillator source.
The SOSC oscillator is described in Section 13.0
“Timer1 Module”.
15.5
Timer3/5/7 can be configured to count freely or the
count can be enabled and disabled using the Timer3/
5/7 gate circuitry. This is also referred to as the
Timer3/5/7 gate count enable.
The Timer3/5/7 gate can also be driven by multiple
selectable sources.
15.5.1
The Timerx Gate Enable mode is enabled by setting
the TMRxGE bit (TxGCON<7>). The polarity of the
Timerx Gate Enable mode is configured using the
TxGPOL bit (TxGCON<6>).
When Timerx Gate Enable mode is enabled, Timer3/5/
7 will increment on the rising edge of the Timer3/5/7
clock source. When Timerx Gate Enable mode is
disabled, no incrementing will occur and Timer3/5/7 will
hold the current count. See Figure 15-2 for timing
details.
TABLE 15-1:
TxCLK


(†)
Timer3/5/7 Gates
N + 2
(TxGCON<6>)
TIMER3/5/7 GATE COUNT ENABLE
TxGPOL
0
0
TIMER3/5/7 GATE ENABLE
SELECTIONS
 2010 Microchip Technology Inc.
TxG Pin
N + 3
0
1
Counts
Holds Count
Timerx Operation
N + 4