EP3C40F780C6N Altera, EP3C40F780C6N Datasheet - Page 77

• Manufacturer Part Number: EP3C40F780C6N
• Description: IC CYCLONE III FPGA 40K 780FBGA
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3C40F780C6N

• Number Of Logic Elements/cells: 39600
• Number Of Labs/clbs: 2475
• Total Ram Bits: 1161216
• Number Of I /o: 535
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 780-FBGA
• Family Name: Cyclone III
• Number Of Logic Blocks/elements: 39600
• # I/os (max): 535
• Frequency (max): 500MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 39600
• Ram Bits: 1161216
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 780
• Package Type: FBGA
• For Use With: 544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2411 - KIT DEV NIOS II CYCLONE III ED.
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-2502

Chapter 5: Clock Networks and PLLs in the Cyclone III Device Family
Clock Feedback Modes
No Compensation Mode
Normal Mode
© December 2009
1
Altera Corporation
Set the input pin to the register delay chain in the I/O element to zero in the
Quartus II software for all data pins clocked by a source-synchronous mode PLL.
Also, all data pins must use the PLL COMPENSATED logic option in the Quartus II
software.
In no compensation mode, the PLL does not compensate for any clock networks. This
provides better jitter performance because clock feedback into the PFD does not pass
through as much circuitry. Both the PLL internal and external clock outputs are
phase-shifted with respect to the PLL clock input.
Figure 5–9
this mode.
Figure 5–9. Phase Relationship Between PLL Clocks in No Compensation Mode
Notes to
(1) Internal clocks fed by the PLL are phase-aligned to each other.
(2) The PLL clock outputs can lead or lag the PLL input clocks.
An internal clock in normal mode is phase-aligned to the input clock pin. The external
clock output pin has a phase delay relative to the clock input pin if connected in this
mode. The Quartus II software timing analyzer reports any phase difference between
the two. In normal mode, the PLL fully compensates the delay introduced by the
GCLK network.
Figure
shows a waveform example of the phase relationship of the PLL clock in
5–9:
PLL Reference
Clock at the Input Pin
PLL Clock at the
Register Clock Port
(1),
External PLL Clock
Outputs
(2)
(2)
Phase Aligned
Cyclone III Device Handbook, Volume 1
5–13