PEF24901HV22XP Lantiq, PEF24901HV22XP Datasheet
PEF24901HV22XP
Specifications of PEF24901HV22XP
Related parts for PEF24901HV22XP
PEF24901HV22XP Summary of contents
Page 1
...
Page 2
Edition 2002-09-30 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 10/22/02. All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms ...
Page 3
Data Sheet Revision History: Previous Version: Page Subjects (major changes since last revision) update related documents Chapter 1 conforms to ITU-T G.961 (not ITU-T I.430) removed transparent channel Chapter 1.1 Removed: Sophisticated power management for restricted power mode Removed: Monitor ...
Page 4
Data Sheet Revision History: Chapter 3.5 removed from 1 kHz Frame: ’..40 kHz block clock’ Chapter 3.5.1 removed ’After successful synchronization, resynchronization will occur if the syncword is not detected at the expected position in 64 consecutive frames. The U-transceiver ...
Page 5
Data Sheet Revision History: Figure 27 reworked Chapter 4.4.1.3 DLB is always transparent Chapter 4.4.2 reworked chapter RDS, added note with active states Chapter 4.4.3 reworked operation Chapter 4.4.4.2 added note: Data Through is pure test mode Chapter 4.4.5 removed ...
Page 6
Preface This document describes the interfaces, functions and behavior of the QUAD ISDN 4B3T Echocanceller Digital Front End (DFE-T V2.2). The PEF 24901 is the digital part of a two- chip solution featuring four times ISDN basic rate access at ...
Page 7
Chapter 10, Terminology • Chapter 11, Index Related Documentation • DFE-T V2.2 Product Brief 03.01 • DFE-T V2.2 Delta Sheet 11.01 • AFE V1.1 Data Sheet 05.96 • AFE V1.2 Delta Sheet 06.97 • AFE V2.1 Data Sheet 01.01 ...
Page 8
Table of Contents 1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 9
Table of Contents 4.3.4 Complete Activation Initiated by Terminal with Repeater . . . . . . . . . . . 71 4.3.5 Deactivation . . . . . . . . . . . . . . . ...
Page 10
Table of Contents 7.4.3 Interface to the Analog Front End . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 7.4.4 ...
Page 11
List of Figures Figure 1 DFE-T/ AFE 2nd Generation Chip Set . . . . . . . . . . . . . . . . . . . . . . . . . 14 Figure 2 Logic ...
Page 12
List of Tables Table 1 Pin Definitions and Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 13
Introduction The Quad ISDN 4B3T Echocanceller Digital Front End (DFE-T) is the digital part of an optimized two-chip solution featuring 4x ISDN basic rate access at 144 kbit/s. The PEF 24901 is designed to provide in conjunction with the ...
Page 14
Quad ISDN 4B3T Echocanceller Digital Front End DFE-T V2.2 Version 2.2 1.1 Features U-Interface • Digital part of a two-chip solution featuring full duplex data transmission and reception over two-wire metallic subscriber loops providing 4x ISDN basic rate access at ...
Page 15
Other Features • Software compatible to the PEF 24901 V1.2 • Inputs and outputs 5 V TTL compatible • DOUT (open drain) accepts pull- • Advanced low power CMOS technology • +3.3 V ±0.3 ...
Page 16
Logic Symbol SDX SDR 4 PDM0 .. 3 4 D0A, D0B, D0C, D0D 4 D3A, D3B, D3C, D3D 2 ST00, ST01 2 ST30, ST31 Figure 2 Logic Symbol Data Sheet Boundary Scan TMS TCK TDI TDO TRST DFE-T V2.2 ...
Page 17
System Integration This paragraph shows how the DFE-T V2.2 may be integrated in systems using other Infineon ISDN devices. The PEF 24901 V2.2 is optimized for use in the following applications: – Digital Line Cards for Central Office – ...
Page 18
Figure 4 shows how a 8 channel line card application is realized by use of two AFE/ DFE-T chip sets: One AFE PLL generates the synchronized 15.36 MHz clock and provides the master clock at pin CL15 for the other ...
Page 19
Alternatively the clocking scheme as shown in devices are to be clocked (e. 16-channel line card application). Instead to supply the 2nd AFE with the master clock at pin CL15, here the 15.36 MHz master clock is input ...
Page 20
Hybrid Hybrid 4x U Hybrid Hybrid Hybrid Hybrid 4x U Hybrid Hybrid Hybrid Hybrid 4x U Hybrid Hybrid Figure 5 Recommended Clocking Scheme for More Than Two DFE-T/AFE Chip Sets Data Sheet 8/ 2048kHz PTT 15.36MHz Reference Cock XIN XOUT ...
Page 21
Operational Overview The DFE-T V2.2 operates always in LT mode. System Interface Configurations The following parameters of the system interface are configurable: • Open Drain/ Push-Pull Mode Configured as open drain the output pin DOUT is floating and a ...
Page 22
Data Through Mode In test mode ’Data Through’ the U-transceiver is forced to enter the ’Transparent’ state and to issue U4 independently of the wake-up protocol. The DT test mode is activated by pin DT= set to ’1’. The DT ...
Page 23
Pin Descriptions 2.1 Pin Diagram (top view) 49 N.C. 50 D2D 51 D3D CLS2 52 N. VDD 55 SLOT0 SSP 56 VSS 57 N.C. 58 N.C. 59 RES 60 CLS3 TRST 63 TCK 64 ...
Page 24
Pin Definitions and Functions Table 1 Pin Definitions and Functions Pin No. Symbol ® IOM -2 Interface 13 FSC 12 DCL 14 DIN 15 DOUT Mode Selection Pins 60 RES 55 SLOT0 Data Sheet Input (I) Function Output (O) ...
Page 25
Table 1 Pin Definitions and Functions (cont’d) Pin No. Symbol 45 SLOT1 32 PUP 56 SSP 62 DT Data Sheet Input (I) Function Output (O) ® I IOM -2 Channel Slot Selection 1 (PD) assigns IOM I Push Pull Mode ...
Page 26
Table 1 Pin Definitions and Functions (cont’d) Pin No. Symbol Interface to the Analog Front End 4 CL15 11 PDM0 10 PDM1 8 PDM2 7 PDM3 5 SDR Data Sheet Input (I) Function Output (O) I 15.36 MHz Master Clock ...
Page 27
Table 1 Pin Definitions and Functions (cont’d) Pin No. Symbol 17 SDX Relay Driver/ Status Pins 30, D0A 35, D0B 42, D0C 47 D0D 31, D1A 37, D1B 43, D1C 48 D1D 33, D2A 39, D2B 44, D2C 50 D2D ...
Page 28
Table 1 Pin Definitions and Functions (cont’d) Pin No. Symbol 34, D3A 40, D3B 46, D3C 51 D3D 28, ST00 27 ST01 26, ST10 24 ST11 23, ST20 21 ST21 19, ST30 18 ST31 Test Pins 29 CLS0 20 CLS1 ...
Page 29
Table 1 Pin Definitions and Functions (cont’d) Pin No. Symbol 52 CLS2 61 CLS3 49 N.C. 53 N.C. JTAG Boundary Scan 64 TCK 1 TMS 2 TDI 3 TDO 63 TRST Power Supply Pins 6, 22, 38, 54 VDD 9, ...
Page 30
OD: Open Drain PuP: Push Pull PD: Internal Pull Down (e. PU: Internal Pull Up (e. 2.3 Pinning Changes from DFE-T V1.2 to DFE-T V2.2 Table 2 Pinning Changes Pin ...
Page 31
Functional Description 3.1 Functional Overview A functional overview of the DFE-T V2.2 is given in processing and frame formatting blocks the PEF 24901 features an on-chip activation/ deactivation controller and programmable general purpose I/O pins for the control of ...
Page 32
IOM -2 Interface ® The IOM -2 interface is a four-wire serial interface providing a symmetrical full-duplex communication link to layer-1 and layer-2 backplane devices. It transports user data, control/programming and status information via dedicated time multiplexed channels. ...
Page 33
Within one FSC-period, 128 to 512-bit are transmitted, corresponding to DCL- frequencies ranging from 2048 kHz up to 8192 kHz. The following table shows possible operating frequencies of the IOM ® Table 4 IOM -2 Data Rates DCL Frequency [kHz] ...
Page 34
Figure 9 Multiplexed Frame Structure of the IOM ® 3.2.2 IOM -2 Command/ Indicate Channel The Command/Indication (C/I) channel carries real-time control and status information between the DFE-T V2.2 and a layer-1 control device. A new C/I code must be ...
Page 35
New MON-12 Class By use of MON-12 commands the DFE-T V2.2 provides the ability to address parts of the device internal register map and thus to address functions that have been added with version 2.2. MON-12 commands are always prioritized ...
Page 36
MX-transition on DOUT from high to low (marker frames + 7 frames). Transmission and reception of monitor messages can be performed simultaneously by the U-transceiver. In the procedure depicted in transceiver to transmit monitor data in marker ...
Page 37
The second byte of monitor data is placed by the controller on DIN and the MX-bit is set inactive for one single IOM controller (marker The DFE-T V2.2 latches the new data byte in the frame, ...
Page 38
Figure 11 Abortion of Monitor Channel Transmission 3.2.4 MON-12 Protocol MON-12 commands feature direct access to the device internal register map via the Monitor channel. This means that although the DFE-T V2.2 features no microcontroller interface internal register functions can ...
Page 39
Byte 1100 w MON-12 1. Byte 1100 r MON-12 • After a read request the DFE-T V2.2 reacts with a 3-byte message. A MON-12 read answer comprises 3 bytes, the first byte contains ...
Page 40
Interface to the Analog Front End The interface to the PEF 24902 AFE V2 6-wire interface (see and SDR transmit and receive data is exchanged as well as control information for the start-up procedure by means of ...
Page 41
The status on SDR is synchronized to SDX. Each time-slot on SDR carries the corresponding LD bit during the last 12 bits of the slot. Figure 13 Frame Structure on SDX/SDR The data on SDX is interpreted as follows: NOP: ...
Page 42
The 4B3T data is coded with the bits TD1, TD0: Table 6 Coding of the 4B3T Data Pulse (AOUT/BOUT) 4B3T Data Pulse – 1 The data on SDR is interpreted as follows: LD: The level detect information ...
Page 43
General Purpose I/Os The DFE-T V2.2 features 6 general purpose I/O pins per line port. This way transparent control of test relays and power feeding circuits is possible via the IOM channel. Four of the six pins are outputs, ...
Page 44
The following information is transmitted over the twisted pair: • Bidirectional: – B1, B2, D data channels – 120 kHz Symbol clock, 160 kbit/s Transmission rate – 1 kHz Frame – Activation • From side: – Power ...
Page 45
Table 7 Frame Structure for Downstream Transmission (cont’ 3 ...
Page 46
Table 8 Frame Structure for Upstream Transmission (cont’ ...
Page 47
Coding from Binary to Ternary Data Each 4 bit block of binary data is encoded into 3 ternary symbols using the MMS 43 block code according to Table 9. The number of the next column to be used, is ...
Page 48
Table 10 4B3T Decoding Table Ternary Block – – – – 0 – – – – – + ...
Page 49
Scrambler / Descrambler Scrambler The binary transmit data from the IOM 23 bits, before it is sent to the 4B3T coder. The scrambling algorithm ensures that no sequences of permanent binary are transmitted. – ...
Page 50
Table 11 Coding of the 4B3T Signal Elements Upstream from U1W: 16 times ternary + + + + + + + + – – – – – – – – A tone of: Frequency: 7.5 kHz Period: ...
Page 51
Significance of the 4B3T Signal Elements Table 12 lists the defined 4B3T signal elements that are exchanged across the U- reference point in the course of an activation or deactivation process. Table 12 4B3T Signal Elements U0 No signal or ...
Page 52
Table 12 4B3T Signal Elements (cont’d) U4H U4H requires the the ’Transparent’ state. On detecting U4H the NT stops sending signal U3 and informs the S-transceiver or a layer-2 device via the IOM The M-channel on ...
Page 53
LT INFO U2W 2.133 ms NT INFO U1W 2.133 ms Figure 15 Awake Procedure Initiated by the NT Acting as Calling Station After sending the awake signal, the awaking device waits for the acknowledge. After 12 ms the ...
Page 54
A new command or indication will be recognized valid after it has been detected in two ® to five successive IOM -frames (Unconditional commands must be applied before they are recognized). Indications are strictly state orientated. ...
Page 55
AR1 Activation Request Loop 1 AR2 Activation Request Loop 2 AR4 Activation Request Loop 4 DC Deactivation Confirmation DEAC Deactivation Accepted LTD LT Disable 3.5.10 State Machine Notation The following state diagram describes all the actions/reactions resulting from any command ...
Page 56
LT Mode State Diagram AR, AR1, U0 AR2, AR4 Deac. Acknowledge Deactivated DI AR, AR1, AR2, AR4 T12S U2W T12S Start Awaking Uk0 AR T12S AWT (T12E & /AR1) U0 (T12E & AR1) Awake Signal Sent ...
Page 57
Table 14 Differences to the former LT-SM of the DFE-T V1.x No. V1.2 State/ Change in V2.2 Signal 1. State split into two states ’Maintenance’ - Reset State - Test State transition with C/I-code ’AR1’: new: from state ’Reset’ or ...
Page 58
State Machine Inputs C/I-Commands AR Activation Request The U-transceiver is requested to enter the power-up state and to start an activation procedure by sending the wake-up signal U2W. AR1 Activation Request Local Loop-back The U-Transceiver is requested to operate ...
Page 59
RES Reset Unconditional command which resets the functions related to the channel; no line signal (signal U0) will be sent out. SSP Send Single Pulses Unconditional command which requests the transmission of single pulses with a period of 1 ms. ...
Page 60
Timers The start of timers is indicated by TxS, the expiry by TxE. The following table shows which timers are used. Table 15 Timers Timer Duration (ms) T05 0.5 T1 1.0 T7 7.0 T12 12.0 3.5.11.2 State Machine Outputs Below ...
Page 61
RSY Resynchronization Indication RSY informs that the U-transceiver is not synchronous. RSY is issued if the U-transceiver is in one of the fully activated states and has lost synchronization afterwards (transmission of U signal will not be interrupted). UAI U-Activation ...
Page 62
Deactivating The U-transceiver deactivates the U-interface sending U0 and waits in turn for signal U0 to enter the ’Deactivated’ state. Timer T05 ensures that the C/I code DEAC is recognized by the exchange. Deactivated On the receipt of ’DC’ in ...
Page 63
Uk0 Synch. no TE? After the recognition of U1 the U-interface is synchronized in both directions. That is 1152 subsequent bits have been transferred and received without any bit error. In case of an analog loop the U-transceiver leaves this ...
Page 64
Clock Generation The U-transceiver has to synchronize onto an externally provided PTT-master clock. A phase locked loop (PLL) is integrated in the AFE (PEF 24902) to generate the 15.36 MHz system clock. A synchronized system clock guarantees that U-interface ...
Page 65
Operational Description The scope of this section is to describe how the DFE-T V2.2 works and behaves in the system environment. Activation/ deactivation control procedures are exemplary given for SW programmers reference. 4.1 Reset There are two different ways ...
Page 66
DEACTIVATED state Regarding a connected AFE power down mode means that • no ...
Page 67
The exchange of control information is partially state oriented on the U-interface. Some signal elements are given as long as no other information has to be transferred, other signal elements have distinct durations. 4.3.1 Complete Activation Initiated by Exchange • ...
Page 68
Complete Activation Initiated by TE • IOM ® TIM 1.1 AR 1.1 RSY 1 1.3 AI 1.4 Layer-1 U-Transceiver Controller NT Downstream Figure 19 Activation Initiated by TE Data Sheet ...
Page 69
Complete Activation Initiated by Exchange with Repeater • ® IOM - RSY 1.1 AR 1.2 AI 1.3 AI 1.4 S-Transceiver U-Transceiver NT Downstream Figure 20 Activation with Repeater Initiated by LT Data Sheet ® IOM ...
Page 70
Complete Activation Initiated by Terminal with Repeater • ® IOM - TIM 1.1 AR 1.1 RSY 1.1 AR 1.2 AI 1.3 AI 1.4 U-Transceiver S-Transceiver NT Downstream Figure 21 Activation with Repeater Initiated by TE ...
Page 71
Deactivation • IOM ® 3.1 DI 3.2 DC 3.2 Layer-1 U-Transceiver Controller NT Downstream Figure 22 Deactivation (Always Initiated by the Exchange) Data Sheet IOM ® Line DR 3.1 INFO U0 DEAC 3.1 3.1 INFO ...
Page 72
Activation of Loop#1 • IOM ® Layer-1 U-Transceiver Controller NT Downstream Figure 23 Activation of Loop#1 Data Sheet Operational Description U Line INFO U0 3 INFO U0 3 INFO U2W 1.1 INFO U2 1.2 ...
Page 73
Activation of Loop#4 • ® IOM - S-Transceiver U-Transceiver NT Downstream Figure 24 Activation of Loop#1A (Repeater) Data Sheet ® U Line IOM -2 INFO INFO RSY ...
Page 74
Activation of Loop#2 • IOM ® 2B+D AIL 2 2B 2B+D Layer-1 U-Transceiver Controller NT Downstream Figure 25 Activation of Loop#2 Data Sheet U Line INFO U4 2 INFO U5 2 INFO ...
Page 75
Maintenance and Test Functions This chapter summarizes all features provided by the U-transceiver to support maintenance functions and system measurements. They are classified into three main groups: – maintenance functions to close and open test loopbacks – features facilitating ...
Page 76
Test Loopbacks Four different loopbacks are defined for maintenance purposes and in order to facilitate the location of defect systems. The position of each loopback is illustrated in Remote control by the exchange is featured. When a test loop ...
Page 77
The analog loop mode is controlled via the IOM 2 C/I-channel code ’AR1’. To request a LT-repeater to close the analog loop no.4, C/I code ’AR4’ must be applied to the DFE-T ...
Page 78
Framer/Deframer Loopback. Therefore, before loop DLB may be closed, the DFE-T V2.2 must transparent state, e.g. by applying C/I-command ’Data Through DT’. If DLB is set to ’1’ in state ’Deactivated’, then ...
Page 79
LOOP.LB1=1 or LOOP.LB2=1 or LOOP.LBBD= 1 & LOOP.U/IOM= DFE-T V2.2 DSP Echo Canceller A PDM + G Filter C Timing Recovery DFE-T V2.2 DSP Echo Canceller A PDM + G Filter C Timing Recovery Figure 27 Loopbacks Featured by ...
Page 80
Block Error Counter (RDS Error Counter) The DFE-T V2.2 provides a block error counter per channel. This feature allows monitoring the transmission quality on the U-interface. On the NT side a block error is given U-frame with ...
Page 81
The BERC is stopped by setting TEST.BER to ’00’. • The number of bit errors (received ’1’s) can be read in register BERC. • The system can enable normal data transmission again. 4.4.4 System Measurements The DFE-T V2.2 features ...
Page 82
Reset Mode In the reset mode the DFE-T V2.2 does not transmit any signals. The chip is in the “Reset” state. All echo canceller and equalizer coefficients are reset. As can be seen from the state diagram, no activation ...
Page 83
Boundary Scan The DFE-T V2.2 provides a boundary scan support for a cost effective board testing. It consists of: • Boundary scan according to IEEE 1149.1 specification • Test Access Port controller (TAP) • Five dedicated pins (TCK, TMS, ...
Page 84
Boundary Scan Pin Number Number TDI ––> V2.2 pin 53 is not provided with a BScan cell (N.C 10. 48 11. 47 12. 46 13. 45 14. 44 15. ...
Page 85
Boundary Scan Pin Number Number TDI ––> 32. 21 33. 20 34. 19 35. 18 36. 17 37. 16 38. 15 39. 14 40. 13 41. 12 42. 11 43. 10 44. 8 45. 7 46 ...
Page 86
Code Instruction 0011 IDCODE 0100 CLAMP 0101 HIGHZ 1111 BYPASS EXTEST is used to examine the board interconnections. When the TAP controller is in the state "update DR", all output pins are updated with the falling edge of TCK. When ...
Page 87
DFE-T V2.2 outputs without incurring the risk of damage to the DFE-T V2.2. BYPASS, a bit entering TDI is shifted to TDO after one TCK clock cycle, e.g. to skip testing of selected ICs on a ...
Page 88
Monitor Commands This chapter summarizes the Monitor commands and messages that are available for DFE-T V2.2. Please refer to section Monitor handshake procedure. Defined MON-8 Commands for DFE-T V2.2 In Table 19 the Monitor-8 commands are defined having been ...
Page 89
Table 20 Defined MON-8 Indications for DFE-T V2.2 (cont’ ARD AST (X= 00S Data Sheet Answer Block Error Counter Read Request 2nd monitor byte contains the 8-bit counter value ’XX’ Answer ...
Page 90
Register Description In this section the complete register map is described that is provided with the new MON- 12 protocol. For the protocol details please refer to The register address arrangement is given in provided per line port. By ...
Page 91
Register Summary ADR 7 TEST LOOP RDS 12 H BERC LP_SEL read-back function for test use l Table 21 Register Map Reference Table Reg Name ...
Page 92
Table 22 Reset of U-Transceiver Functions During Deactivation or with CI Code RESET Register Reset to TEST 00 H LOOP 6.1.2 Mode Register Evaluation Timing Registers TEST and LOOP are evaluated and executed immediately. 6.2 Detailed Register Description 6.2.1 ...
Page 93
LOOP - Loopback Register The Loop register controls local digital loopbacks of the DFE-T V2.2. The analog loopback (No. 1) and remote loopbacks are closed by use of C/I codes. For the loopback configurations that are available by the ...
Page 94
U/IOM Close LBBD, LB2, LB1 Towards U or Towards IOM Switch that selects whether loopback LB1, LB2 or LBBD is closed towards U or towards IOM the setting affects all test loops, LBBD, LB2 and LB1 an individual selection ...
Page 95
BERC - Bit Error Rate Counter Register The Bit Error Rate Counter register contains the number of bit errors that occurred during the period the bit TEST.BER was set active. If the low-significant register is read out the BERC ...
Page 96
Electrical Characteristics 7.1 Absolute Maximum Ratings Parameter Ambient temperature under bias Storage temperature IC supply voltage Input/Output voltage on Input pins and on high ohmic Output pin with respect to ground Maximum current supplied to any pin for more ...
Page 97
DC Characteristics Parameter Input low voltage 1) Input high voltage Output low voltage Output high voltage Input leakage current Output leakage current Input pull down current Input pull up current 1) Apply to all inputs and to DOUT in ...
Page 98
AC Characteristics Inputs are driven to 2.4 V for a logical ’1’ and to 0.45 V for a logical ’0’. Timing measurements are made at 2.0 V for a logical ’1’ and 0.8 V for a logical ’0’. The ...
Page 99
Reset Timing • Parameter Active Low Period • RES reset intern Figure 30 Reset Timing Data Sheet Symbol Limit Values min. max. t 200 RES t RES 100 DFE-T PEF 24901 Electrical Characteristics Unit Remark ns the end of ...
Page 100
IOM -2 Interface Timing The dynamic characteristics of the IOM period of signals is stated the time reference will all other cases 0.8 V (low) and 2.0 V (high) thresholds are used as ...
Page 101
Table 24 IOM -2 Dynamic Output Characteristics Parameter 1) DCL Data delay clock Pin PUP = ’0’ Pin PUP = ’1’ 1) FSC Data delay frame 1) Notes: The point of time at which the output data will ...
Page 102
Boundary Scan Timing • Figure 32 Boundary Scan Timing • Table 26 Boundary Scan Dynamic Timing Requirements Parameter test clock period test clock period low test clock period high TMS set-up time to TCK TMS hold time from TCK ...
Page 103
Capacitances Parameter Input capacitance Output capacitance 7.6 Power Supply 7.6.1 Supply Voltage V to GND = +3.3 V ±0 7.6.2 Power Consumption All measurements with random 2B+D data in active states, 3.3 V (0°C - 70°C) Table ...
Page 104
Package Outlines P-MQFP-64 (Plastic Metric Quad Flat Package) You can find all of our packages, sorts of packing and others in our Infineon Internet Page “Products”: http://www.infineon.com/products. SMD = Surface Mounted Device Data Sheet 105 DFE-T PEF 24901 Package ...
Page 105
Appendix A: Standards and Specifications The table below lists the relevant standards concerning transmission performance the DFE-T V2.2 claims to comply with. • Organization ETSI European Telecommunications Standards Institute FTZ Fernmeledetechnisches Zentralamt Data Sheet Appendix A: Standards and Specifications ...
Page 106
Terminology A A/D Analog to digital ADC Analog to digital converter AGC Automatic gain control AIN Differential U-interface input ANSI American National Standardization Institute AOUT Differential U-interface output B B1, B2 64-kbit/s voice and data transmission channel BIN Differential ...
Page 107
GND Ground H HDLC High-level data link control I IEC-Q ISDN-echo cancellation circuit conforming to 2B1Q-transmission code ® IOM ISDN-oriented modular 2nd generation -2 INFO U- and S-interface signal as specified by ANSI/ ETSI ISDN Integrated services digital network L ...
Page 108
U U Single wire pair interface 4B3T Transmission code requiring 120 kHz bandwidth Data Sheet 109 DFE-T PEF 24901 Terminology 2002-09-30 ...
Page 109
Index A Absolute Maximum Ratings 97 AC Characteristics 99 Activation 67 Activation of Loop#1 73 Activation of Loop#2 75 Awake Protocol 53 Initiated by Exchange 68 Initiated Analog Loopback (No.1) 77 Awake Protocol 53 B Bit ...
Page 110
R Register Summary 92 Relay Driver Pins 44 Pin Description 28 Reset 66 Timing 100 Return-Loss Measurement 83 S Scrambler 50 Signal Elements 4B3T 52 Single-Pulses Test Mode 82 State Machine 56 Inputs 59 LT State Diagram 57 Outputs 61 ...
Page 111
Infineon goes for Business Excellence “Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results. Better operating results and business excellence mean less idleness and wastefulness for all ...