CS8952-CQ Cirrus Logic Inc, CS8952-CQ Datasheet - Page 74

• Manufacturer Part Number: CS8952-CQ
• Description: IC ETHNT 10/100 TXRX 5V 100-TQFP
• Manufacturer: Cirrus Logic Inc
• Type: Transceiverr

Specifications of CS8952-CQ

• Mounting Type: Surface Mount
• Protocol: MII
• Voltage - Supply: 4.75 V ~ 5.25 V
• Package / Case: 100-TQFP, 100-VQFP
• Peak Reflow Compatible (260 C): No
• Supply Voltage: 5V
• Supply Voltage Max: 5V
• Transceiver Type: Ethernet
• Leaded Process Compatible: No
• No. Of Drivers: 6
• Interface Type: MII
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Drivers/receivers: -
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant, Contains lead / RoHS non-compliant
• Other names: 598-1205

BP4B5B - Bypass 4B5B Coders. Input, Pin 56.
BPALIGN - Bypass Symbol Alignment. Input, Pin 52.
BPSCR - Bypass Scrambler. Input, Pin 62.
74
When driven high during power-up or reset, the transmit 4B5B encoder and receiver 5B4B decoder are
bypassed. Five-bit code groups are output and input on pins RXD[4:0] and TXD[4:0].
The 4B5B Coders may also be bypassed under software control through bit 14 of the Loopback,
Bypass, and Receiver Error Mask Register (address 18h).
At power-up or at reset, the value on this pin is latched into bit 14 of the Loopback, Bypass and
Receiver Error Mask Register (address 18h). This pin includes a weak internal pull-down (> 20 K ), or
the value may be set by an external 4.7 K pull-up or pull-down resistor.
When driven high during power-up or reset, the following blocks are bypassed: 4B5B encoder, 5B4B
decoder, scrambler, descrambler, NRZI encoder, and NRZI decoder. Five-bit code groups are output and
input on pins RXD[4:0] and TXD[4:0]. The receiver will output five-bit data with no attempt to identify
code-group boundaries; therefore, the data in one RXD[4:0] word may contain data from two code
groups.
Symbol alignment may also be bypassed under software control through bit 12 of the Loopback,
Bypass, and Receiver Error Mask Register (address 18h).
At power-up or at reset, the value on this pin is latched into bit 12 of the Loopback, Bypass and
Receiver Error Mask Register (address 18h). This pin includes a weak internal pull-down (> 20 K ), or
the value may be set by an external 4.7 K pull-up or pull-down resistor.
When driven high during power-up or reset, the scrambler and descrambler is bypassed and NRZI FX
mode is selected.
The 100BASE-FX mode may also be entered under software control through bit 13 of the Loopback,
Bypass, and Receiver Error Mask Register (address 18h).
At power-up or at reset, the value on this pin is latched into bit 13 of the Loopback, Bypass and
Receiver Error Mask Register (address 18h). This pin includes a weak internal pull-down (> 20 K ), or
the value may be set by an external 4.7 K pull-up or pull-down resistor.
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
CS8952