TDA5230XT Infineon Technologies, TDA5230XT Datasheet - Page 82

no-image

TDA5230XT

Manufacturer Part Number
TDA5230XT
Description
Manufacturer
Infineon Technologies
Datasheet

Specifications of TDA5230XT

Operating Temperature (min)
-40C
Operating Temperature (max)
105C
Operating Temperature Classification
Industrial
Product Depth (mm)
4.4mm
Product Length (mm)
9.7mm
Lead Free Status / Rohs Status
Compliant
Figure 40
AD Converter:
The AD sampling rate division factor ADCDIV is always a multiple of 16 times of the data
rate, and in a range from 96 kHz to 320 kHz. For example for a 2 kb/s data rate the ADC
sampling rate has to be a multiple of 32 kHz, the optimal ADC sampling rate is 320 kHz.
Because of f
Therefore, there is an ideal sample rate (e.g. 320 kHz) and finally a real sample rate
(322.576 kHz, note: values slightly higher than 320 kHz are tolerated if calculated by the
IAF Tool). The difference between the ideal and the real sample rate should not be more
than 2%. For better performance, the highest possible ADC sampling rate should be set.
For data rates lower or equal to 1.1kb/s a maximum sample rate of 120 kHz should be
selected.
A data decimation is required to correct the values which are dependent on the factor of
oversampling.
The calculation formulas for ADCDIV / ASKDEC factors:
The following calculations are fully supported by the IAF TDA523x Configuration
Tool!
Data Sheet
Demodulator
Generator
RSSI-
from
FSK-
from
SYS
AD-Control and Matched-FIlter
A
and the used clock divider, not all ADC sampling rates are possible.
D
Detector
Peak
Slicer
Pre
Master-Control-Unit
from
EoC
SoC
RSSI-Track
RSSI-Clear
f
sys
Clock-Generation
78
Control-Unit
Filter
CIC
A/D
EOM
T
nom
/ 16
Functional Description
T
nom
Dif
Version 4.0, 2007-06-01
/ 16
unsliced data
at rate T
nom
TDA523x
/ 16
to
signal
detection

Related parts for TDA5230XT