ST72561J6-Auto STMicroelectronics, ST72561J6-Auto Datasheet - Page 152

• Manufacturer Part Number: ST72561J6-Auto
• Description: 8-bit MCU for automotive
• Manufacturer: STMicroelectronics

Specifications of ST72561J6-Auto

• Hdflash Endurance: 100 cycles, data retention 20 years at 55 °C
• 5 Power Saving Modes: halt, auto wake up from halt, active halt, wait and slow

Serial peripheral interface (SPI)
152/324
Figure 75. Clearing the WCOL bit (write collision flag) software sequence
Single master and multimaster configurations
There are two types of SPI systems:
●
●
Single master system
A typical single master system may be configured using a device as the master and four
devices as slaves (see
The master device selects the individual slave devices by using four pins of a parallel port to
control the four SS pins of the slave devices.
The SS pins are pulled high during reset since the master device ports will be forced to be
inputs at that time, thus disabling the slave devices.
Note: To prevent a bus conflict on the MISO line, the master allows only one active slave
device during a transmission.
For more security, the slave device may respond to the master with the received data byte.
Then the master will receive the previous byte back from the slave device if all MISO and
MOSI pins are connected and the slave has not written to its SPIDR register.
Other transmission security methods can use ports for handshake lines or data bytes with
command fields.
Multimaster system
A multimaster system may also be configured by the user. Transfer of master control could
be implemented using a handshake method through the I/O ports or by an exchange of
code messages through the serial peripheral interface system.
The multimaster system is principally handled by the MSTR bit in the SPICR register and
the MODF bit in the SPICSR register.
Single Master System
Multimaster System
1st Step
2nd Step
Clearing sequence after SPIF = 1 (end of a data byte transfer)
Clearing sequence before SPIF = 1 (during a data byte transfer)
1st Step
2nd Step
Read SPICSR
Read SPIDR
Figure
RESULT
SPIF = 0
WCOL = 0
76).
Doc ID 12370 Rev 8
Read SPIDR
Read SPICSR
RESULT
WCOL = 0
Note: Writing to the SPIDR register
instead of reading it does not reset
the WCOL bit
ST72561-Auto