71M6543G Maxim, 71M6543G Datasheet - Page 64

• Manufacturer Part Number: 71M6543G
• Description: The 71M6543F/71M6543H are Teridian's 4th-generation polyphase metering system-on-chips (SoCs) with a 5MHz, 8051-compatible MPU core, low-power real-time clock (RTC) with digital temperature compensation, flash memory, and LCD driver
• Manufacturer: Maxim

71M6543F/H and 71M6543G/GH Data Sheet
Table 53
LCD_VMODE[1:0] 2401[7:6]
The LCD can be driven in static, ½ bias, and 1/3 bias modes.
Note that COM pins that are not required in a specific mode maintain a segment off state rather than
GND, VCC, or high impedance.
The segment drivers SEGDIO22 and SEGDIO23 can be configured to blink at either 0.5 Hz or 1 Hz.
The blink rate is controlled by LCD_Y (I/O RAM 0x2400[2]). There can be up to six pixels/segments
connected to each of these driver pins. The I/O RAM fields LCD_BLKMAP22[5:0] (I/O RAM 0x2402[5:0])
and LCD_BLKMAP23[5:0] (I/O RAM 0x2401[5:0]) identify which pixels, if any, are to blink.
LCD_BLKMAP22[5:0] and LCD_BLKMAP23[5:0] are non-volatile.
64
Name
LCD_ALLCOM
LCD_BAT
LCD_E
LCD_ON
LCD_BLANK
LCD_RST
LCD_DAC[4:0]
LCD_CLK[1:0]
LCD_MODE[2:0] 2400[6:4]
provides satisfactory LCD visibility over the required temperature range.
A small amount of power can be saved by programming the LCD frequency to the lowest value that
shows all I/O RAM registers that control the operation of the LCD interface.
240D[4:0]
Location Rst
2400[1:0]
240C[0]
240C[1]
240C[2]
2400[3]
2402[7]
2400[7]
© 2008–2011 Teridian Semiconductor Corporation
00
0
0
0
0
0
0
0
0
0
Table 53: LCD Configurations
Wk
00
–
–
–
–
–
–
–
–
–
R/W
R/W Connects the LCD power supply to VBAT in all modes.
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Dir Description
Configures all 6 SEG/COM pins as COM. Has no effect
on pins whose LCD_MAP bit is zero.
Enables the LCD display. When disabled, VLC2,
VLC1, and VLC0 are ground as are the COM and SEG
outputs if their LCD_MAP bit is 1.
LCD_ON = 1 turns on all LCD segments without
affecting the LCD data. Similarly, LCD_BLANK = 1
turns off all LCD segments without affecting the LCD
data. If both bits are set, all LCD segments are turned
on.
Clear all bits of LCD data. These bits affect SEGDIO
pins that are configured as LCD drivers.
This register controls the LCD contrast DAC which
adjusts the VLCD voltage and has an output range of
2.65 VDC to 5.3 VDC. The VLCD voltage is
Thus, the LSB of the DAC is 85.5 mV. The maximum
DAC output voltage is limited by V3P3SYS, VBAT, and
whether LCD_BSTE is set.
Sets the LCD clock frequency (1/T). See definition of T
in
The LCD bias and multiplex mode.
This register specifies how VLCD is generated.
Figure
LCD_VMODE
LCD_MODE
VLCD = 2.65 + 2.65 * LCD_DAC[4:0]/31
000
001
010
011
100
101
110
11
10
01
00
00-fw/2^9, 01-fw/2^8, 10-fw/2^7, 11-fw/2^6
17.
Figure 17
Note: fw = 32768 Hz
Description
External VLCD
LCD boost and LCD DAC
enabled
LCD DAC enabled
No boost and no DAC.
VLCD = VBAT or V3P3SYS
4 states, 1/3 bias
3 states, 1/3 bias
5 states, 1/3 bias
6 states, 1/3 bias
2 states, ½ bias
3 states, ½ bias
Static display
defines the COM waveforms.
Output
v1.2