ep1c6t144i8es Altera Corporation, ep1c6t144i8es Datasheet - Page 22

no-image

ep1c6t144i8es

Manufacturer Part Number
ep1c6t144i8es
Description
Cyclone Fpga Family
Manufacturer
Altera Corporation
Datasheet
Cyclone FPGA Family Data Sheet
22
LUT Chain
Register Chain
Local Interconnect
Direct Link
Interconnect
R4 Interconnect
C4 Interconnect
LE
M4K RAM Block
PLL
Column IOE
Row IOE
Table 5. Cyclone Device Routing Scheme
Source
v
All embedded blocks communicate with the logic array similar to LAB-to-
LAB interfaces. Each block (i.e., M4K memory or PLL) connects to row
and column interconnects and has local interconnect regions driven by
row and column interconnects. These blocks also have direct link
interconnects for fast connections to and from a neighboring LAB.
Table 5
v
shows the Cyclone device’s routing scheme.
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
Destination
v
v
v
v
v
v
v
v
v
v
v
Preliminary Information
v
Altera Corporation
v
v

Related parts for ep1c6t144i8es