adau1461 Analog Devices, Inc., adau1461 Datasheet - Page 44

no-image

adau1461

Manufacturer Part Number
adau1461
Description
Sigmadsp Stereo, Low Power, 96 Khz, 24-bit Audio Codec With Integrated Pll Adau1461
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adau1461WBCPZ-R7
Manufacturer:
ADI
Quantity:
16 179
Part Number:
adau1461WBCPZ-R7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADAU1461
NUMERIC FORMATS
DSP systems commonly use a standard numeric format.
Fractional numeric systems are specified by an A.B format,
where A is the number of bits to the left of the decimal point
and B is the number of bits to the right of the decimal point.
The ADAU1461 uses numeric format 5.23 for both the
parameter and data values.
Numeric Format 5.23
Linear range: −16.0 to (+16.0 − 1 LSB)
Examples:
1000 0000 0000 0000 0000 0000 0000 = −16.0
1110 0000 0000 0000 0000 0000 0000 = −4.0
1111 1000 0000 0000 0000 0000 0000 = −1.0
1111 1110 0000 0000 0000 0000 0000 = −0.25
1111 1111 0011 0011 0011 0011 0011 = −0.1
1111 1111 1111 1111 1111 1111 1111 = (1 LSB below 0)
0000 0000 0000 0000 0000 0000 0000 = 0
0000 0000 1100 1100 1100 1100 1101 = 0.1
0000 0010 0000 0000 0000 0000 0000 = 0.25
0000 1000 0000 0000 0000 0000 0000 = 1.0
0010 0000 0000 0000 0000 0000 0000 = 4.0
0111 1111 1111 1111 1111 1111 1111 = (16.0 − 1 LSB)
Figure 69. SigmaStudio Screen Shot
Rev. 0 | Page 44 of 88
The serial port accepts up to 24 bits on the input and is sign-
extended to the full 28 bits of the DSP core. This allows internal
gains of up to 24 dB without internal clipping.
A digital clipper circuit is used between the output of the DSP
core and the DACs or serial port outputs (see Figure 68). This
circuit clips the top four bits of the signal to produce a 24-bit
output with a range of 1.0 (minus 1 LSB) to −1.0. Figure 68
shows the maximum signal levels at each point in the data flow
in both binary and decibel levels.
DATA IN
PROGRAMMING
On power-up, the ADAU1461 must be configured with a clock-
ing scheme and then loaded with register settings. After the codec
signal path is set up, the DSP core can be programmed. There
are 1024 instruction cycles per audio sample, resulting in an
internal clock rate of 49.152 MHz when f
The part can be programmed easily using SigmaStudio, a graphical
tool provided by Analog Devices (see Figure 69). No knowledge
of writing line-level DSP code is required. More information
about SigmaStudio can be found at www.analog.com.
1.23
(0dB)
Figure 68. Numeric Precision and Clipping Structure
SERIAL
PORT
4-BIT SIGN EXTENSION
(0dB)
1.23
5.23
(24dB)
(5.23 FORMAT)
PROCESSING
SIGNAL
S
= 48 kHz.
(24dB)
5.23
CLIPPER
DIGITAL
(0dB)
1.23

Related parts for adau1461