adau1461 Analog Devices, Inc., adau1461 Datasheet - Page 82

• Manufacturer Part Number: adau1461
• Description: Sigmadsp Stereo, Low Power, 96 Khz, 24-bit Audio Codec With Integrated Pll Adau1461
• Manufacturer: Analog Devices, Inc.

ADAU1461
R65: Clock Enable 0, 16,633 (0x40F9)
This register disables or enables the digital clock engine for different blocks within the ADAU1461. For maximum power saving, use this
register to disable blocks that are not being used.
Bit 7
Reserved
Table 88. Clock Enable 0 Register
Bits
6
5
4
3
2
1
0
R66: Clock Enable 1, 16,634 (0x40FA)
This register enables Digital Clock Generator 0 and Digital Clock Generator 1. Digital Clock Generator 0 generates sample rates for the
ADCs, DACs, and DSP. Digital Clock Generator 1 generates BCLK and LRCLK for the serial port when the part is in master mode. For
maximum power saving, use this register to disable clocks that are not being used.
Bit 7
Table 89. Clock Enable 1 Register
Bits
1
0
Bit Name
SLEWPD
ALCPD
DECPD
SOUTPD
INTPD
SINPD
SPPD
Bit Name
CLK1
CLK0
Bit 6
SLEWPD
Bit 6
Description
Codec slew digital clock engine enable. When powered down, the analog playback path volume controls are
disabled and stay set to their current state.
0 = powered down (default).
1 = enabled.
ALC digital clock engine enable.
0 = powered down (default).
1 = enabled.
Decimator resync (dejitter) digital clock engine enable.
0 = powered down (default).
1 = enabled.
Serial routing outputs digital clock engine enable.
0 = powered down (default).
1 = enabled.
Interpolator resync (dejitter) digital clock engine enable.
0 = powered down (default).
1 = enabled.
Serial routing inputs digital clock engine enable.
0 = powered down (default).
1 = enabled.
Serial port digital clock engine enable.
0 = powered down (default).
1 = enabled.
Description
Digital Clock Generator 1.
0 = off (default).
1 = on.
Digital Clock Generator 0.
0 = off (default).
1 = on.
Bit 5
ALCPD
Bit 5
Reserved
Bit 4
DECPD
Bit 4
Rev. 0 | Page 82 of 88
Bit 3
SOUTPD
Bit 3
Bit 2
INTPD
Bit 2
Bit 1
SINPD
Bit 1
CLK1
Bit 0
SPPD
Bit 0
CLK0