MCIMX285AJM4A Freescale Semiconductor, MCIMX285AJM4A Datasheet - Page 51

no-image

MCIMX285AJM4A

Manufacturer Part Number
MCIMX285AJM4A
Description
Processors - Application Specialized CATSKILLS REV 1.1
Manufacturer
Freescale Semiconductor
Type
Multimedia Applicationsr
Datasheet

Specifications of MCIMX285AJM4A

Product Category
Processors - Application Specialized
Core
ARM926EJ-S
Processor Series
i.MX28
Data Bus Width
32 bit
Data Ram Size
128 KB
Operating Supply Voltage
1.35 V to 5.25 V
Maximum Operating Temperature
+ 85 C
Memory Type
L1 Cache, ROM, SRAM
3.5.13
SPDIF data is sent using bi-phase marking code. When encoding, the SPDIF data signal is modulated by
a clock that is twice the bit rate of the data signal.
The following
(spdif_clk) in SPDIF transmitter as shown in the
Freescale Semiconductor
SPDIFOUT output (Load = 30pf)
Modulating Tx clock (spdif_clk) period
spdif_clk high period
spdif_clk low period
• Skew
• Transition Rising
• Transition Falling
SS14
SS15
SS16
SS17
SS1
SS2
SS3
SS4
SS5
spdif_clk
ID
(Input)
SPDIF AC Timing
BITCLK period
BITCLK high period
BITCLK rise time
BITCLK low period
BITCLK fall time
BITCLK high to LRCLK high
BITCLK high to LRCLK low
SDATA setup time before BITCLK high
SDATA hold time after BITCLK high
Table 56
Characteristics
shows SPDIF timing parameters, including the timing of the modulating Tx clock
i.MX28 Applications Processors for Automotive Products, Rev. 3
Table 55. SAIF Receiver Timing with Internal Clock
Parameter
Figure 35. spdif_clk Timing
Table 56. SPDIF Timing
spclkpl
Figure
Symbol
spclkph
spclkpl
spclkp
spclkp
35.
spclkph
Timing Parameter Range
81.4
65.1
65.1
Min
Min.
81.4
36.0
36.0
10.0
0.0
Electrical Characteristics
Max
13.6
18.0
1.5
Max.
15.0
15.0
6.0
6.0
Unit
ns
ns
ns
ns
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
51

Related parts for MCIMX285AJM4A