LPC3250FET296/01,5 NXP Semiconductors, LPC3250FET296/01,5 Datasheet - Page 39

IC ARM9 MCU 256K 296-TFBGA

LPC3250FET296/01,5

Manufacturer Part Number
LPC3250FET296/01,5
Description
IC ARM9 MCU 256K 296-TFBGA
Manufacturer
NXP Semiconductors
Series
LPC32x0r
Datasheets

Specifications of LPC3250FET296/01,5

Package / Case
296-TFBGA
Core Processor
ARM9
Core Size
16/32-Bit
Speed
266MHz
Connectivity
EBI/EMI, Ethernet, I²C, IrDA, Microwire, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals
DMA, I²S, LCD, Motor Control PWM, PWM, WDT
Number Of I /o
51
Program Memory Type
ROMless
Ram Size
256K x 8
Voltage - Supply (vcc/vdd)
0.9 V ~ 3.6 V
Data Converters
A/D 3x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
LPC32
Core
ARM926EJ-S
Data Bus Width
32 bit
Data Ram Size
256 KB
Interface Type
EMC
Maximum Clock Frequency
266 MHz
Number Of Timers
6
Operating Supply Voltage
1.31 V to 1.39 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2, DK-57TS-LPC3250, DK-57VTS-LPC3250, SOMDIMM-LPC3250
Development Tools By Supplier
OM11016, OM11021, OM11045
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 3 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
568-4962
935290766551

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC3250FET296/01,5
Manufacturer:
TI
Quantity:
250
Part Number:
LPC3250FET296/01,5
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
LPC3250FET296/01,5
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
LPC3250FET296/01,551
Quantity:
9 999
NXP Semiconductors
LPC3220_30_40_50_1
Preliminary data sheet
7.9.4.1 Features
7.9.5.1 Features
7.9.5 Enhanced 32-bit timers/external event counters
Two 32-bit match registers are readable and writable by the processor. A match will result
in an interrupt provided that the interrupt is enabled. The ONSW output pin can also be
triggered by a match event, and cause an external power supply to turn on all of the
operating voltages, as a way to startup after power has been removed.
The RTC block is implemented in a separate voltage domain. The block is supplied via a
separate supply pin from a battery or other power source.
The RTC block also contains 32 words (128 Bytes) of very low voltage SRAM. This SRAM
is able to hold its contents down to the minimum RTC operating voltage.
Remark: The LPC3220/30/40/50 will run at voltages down to 0.9 V at frequencies below
14 MHz. However, the ARM core cannot access the RTC registers and battery RAM when
the core supply voltage is at 0.9 V and the RTC supply is at 1.2 V.
The LPC3220/30/40/50 includes six 32-bit Timer/Counters. The Timer/Counter is
designed to count cycles of the system derived clock or an externally-supplied clock. It
can optionally generate interrupts or perform other actions at specified timer values,
based on four match registers. The Timer/Counter also includes four capture inputs to trap
the timer value when an input signal transitions, optionally generating an interrupt.
Measures the passage of time in seconds.
32-bit up and down seconds counters.
Ultra-low power design to support battery powered systems.
Dedicated 32 kHz oscillator.
An output pin is included to assist in waking up when the chip has had power removed
to all functions except the RTC.
Two 32-bit match registers with interrupt option.
32 words (128 Bytes) of very low voltage SRAM.
The RTC and battery RAM power have an independent power domain and dedicated
supply pins, which can be powered from a battery or power supply.
A 32-bit Timer/Counter with a programmable 32-bit pre-scaler.
Counter or Timer operation.
Up to four 32-bit capture channels per timer, that can take a snapshot of the timer
value when an input signal transitions. A capture event may also optionally generate
an interrupt.
Four 32-bit match registers that allow:
– continuous operation with optional interrupt generation on match
– stop timer on match with optional interrupt generation
– reset timer on match with optional interrupt generation
Up to four external outputs corresponding to match registers, with the following
capabilities:
Rev. 01 — 6 February 2009
LPC3220/30/40/50
16/32-bit ARM microcontrollers
© NXP B.V. 2009. All rights reserved.
39 of 73

Related parts for LPC3250FET296/01,5